Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2003-04-15
2004-11-09
Cao, Phat X. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S372000
Reexamination Certificate
active
06815780
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to semiconductor components, and relates more particularly to electrical isolation of semiconductor devices.
BACKGROUND OF THE INVENTION
Automotive and other high power applications make use of various types of semiconductor components, including discrete devices and integrated circuits. As an example, the discrete devices can be power Metal-Oxide-Semiconductor (MOS) transistors having source, gate, and drain terminals. In order to reduce the cost and space required for the semiconductor components, MOS transistors and other semiconductor devices have been combined onto a single semiconductor chip. The combination of various semiconductor devices onto a single chip, however, can lead to the significant problem of minority carrier injection, which occurs when the drain terminal of the power MOS transistor is forward biased. More specifically, the forward biasing of the MOS drain terminal injects minority carriers into the semiconductor substrate, and the minority carriers can degrade the performance of the integrated circuit or circuits located on the same semiconductor chip.
Several attempts have been made to either contain the injected minority carriers or suppress the injection of minority carriers. These attempts, however, suffer from the disadvantages of significant silicon area consumption, low drain-to-source breakdown voltage, large epitaxial semiconductor layer thickness, and/or non-isolated power transistors. Accordingly, a need exists for a semiconductor component wherein a power transistor is combined with an integrated circuit on a single semiconductor chip, where the power transistor has a high drain-to-source breakdown voltage and is isolated from the integrated circuit, and where the significant silicon area consumption required by existing isolation techniques is avoided.
REFERENCES:
patent: 4647957 (1987-03-01), Coquin et al.
patent: 5021860 (1991-06-01), Bertotti et al.
patent: 5495123 (1996-02-01), Canclini
patent: 6492684 (2002-12-01), Bolam et al.
patent: 6600199 (2003-07-01), Johnson et al.
patent: 6642583 (2003-11-01), Jimbo et al.
patent: 2002/0081809 (2002-06-01), Pinto et al.
Gonnard, et al.,Substrate Current Protection in Smart Power IC's, 2000 Int'l Symp. On Power Semiconductor Devices, 169.
Raskin, et al.,Substrate Crosstalk Reduction Using SOI Technology, 44Institute of Electrical and Electronic Engineers Transactions on Electron Devices, 2252 (1997).
Casalta, et al.,Substrate Coupling Evaluation in BiCMOS Technology, 32Institute of Electrical and Electronics Engineers Journal of Solid-State Circuits, 598 (1997).
Huang, et al.,Schottky-Clamped NMOS Transistors Implemented in a Conventional 0.8-&mgr;m CMOS Process, 19Institute of Electrical and Electronics Engineers Electron Device Letters, 326 (1998).
Venkatesan, et al.,DC Substrate Coupling between LDMOS and CMOS Devices in Hyperintegration I Technology, 1998Institute of Electrical and Electronics Engineers BCTM 3.2,57.
Laine, et al.,Active Pull-Down Protection For Full Substrate Current Isolation in Smart Power IC's, 2002Institute of Electrical and Electronics Engineers, 273.
Zhu, et al.,Suppression of Substrate Injection by Resurf LDMOS Devices in A Smart Power Technology for 20-30V Applications, 1998Institute of Electrical and Electronics Engineers BCTM 11.1, 184.
Gonnard, et al.,Multi-Ring Active Analogic Protection for Minority Carrier Injection Suppression in Smart Power Technology, 2001Proceedings of 2001 International Symposium on Power Semiconductor Devices&ICs, 351
Bose Amitava
Khemka Vishnu
Parthasarathy Vijay
Roggenbauer Todd C.
Zhu Ronghua
Bryan Cave LLP
Cao Phat X.
Motorola Inc.
LandOfFree
Semiconductor component with substrate injection protection... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor component with substrate injection protection..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor component with substrate injection protection... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3361816