Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2003-05-30
2004-08-10
Gurley, Lynne (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S701000, C438S713000, C438S950000, C438S952000
Reexamination Certificate
active
06774032
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method for making semiconductor devices, particularly those that include fine feature structures.
BACKGROUND OF THE INVENTION
To enable semiconductor devices to continue to scale downward, a commercially viable technique for patterning fine feature structures that are less than about 50 nm wide will be required. Current optical lithography techniques (e.g., those for defining vias and/or trenches to be filled with a conductive material using single or dual damascene processes) may not enable 50 nm features. Although 193 nm lithography may facilitate 90-110 nm patterns, variants of that technology that enable 50 nm, and smaller, features are not yet commercially available. Similarly, although the RELACS™ process may serve to reduce via and trench size, that process may not currently enable structures that are less than 50 nm wide. (RELACS™ is a trademark of the Mitsubishi Electronic Corporation. Materials for use in the RELACS™ process are available from the AZ Electronic Materials division of Clariant International, Ltd.) Likewise, reducing via size by applying a special chemical treatment to a previously patterned photoresist layer to shrink the photoresist opening, prior to etching the via, does not appear to offer an acceptable process for defining 50 nm features.
Other proposed methods for reaching 50 nm either require sophisticated mask technology (e.g., phase-shift masks) or remain in the experimental stage (e.g., 157 nm optical lithography, EUV lithography, x-ray proximity lithography, and electron beam technology). Using advanced mask technology can significantly increase cost, and experimental methods are not yet practical for high volume manufacturing.
Accordingly, there is a need for a process for patterning fine feature structures, when making semiconductor devices. There is a need for such a process that enables 50 nm, and smaller, patterns to be formed using conventional lithography materials, tools and procedures. The present invention provides such a process.
REFERENCES:
patent: 5843845 (1998-12-01), Chung
patent: 5913148 (1999-06-01), Hills
patent: 5940731 (1999-08-01), Wu
patent: 6191028 (2001-02-01), Huang et al.
patent: 6313019 (2001-11-01), Subramanian et al.
patent: 6387798 (2002-05-01), Loke et al.
patent: 6458710 (2002-10-01), Burke
patent: 6503829 (2003-01-01), Kim et al.
patent: 6514868 (2003-02-01), Hui et al.
patent: 6518174 (2003-02-01), Annapragada et al.
patent: 2002/0068442 (2002-06-01), Shimpuku
Leu et al., “Method of Making a Semiconductor Device by Forming a Masking Layer with a Tapered Etch Profile”, Ser. No. 10/195,032, Filed Jul. 12, 2002.
Gurley Lynne
Intel Corporation
Seeley Mark V.
LandOfFree
Method of making a semiconductor device by forming a masking... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a semiconductor device by forming a masking..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a semiconductor device by forming a masking... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3361315