Coating apparatus – Gas or vapor deposition
Reexamination Certificate
2001-05-07
2004-11-16
Edwards, Laura (Department: 1734)
Coating apparatus
Gas or vapor deposition
C118S728000, C451S067000, C156S345420, C204S22400M, C134S902000
Reexamination Certificate
active
06818066
ABSTRACT:
BACKGROUND OF THE DISCLOSURE
1. Field of the Invention
Embodiments of the invention relate to a method and apparatus for substrate treatment.
2. Description of the Related Art
Copper and its alloys are increasingly being used for metal interconnects in advanced integrated circuit fabrication because they have lower resistivities compared to aluminum. Copper can be deposited over high aspect ratio via and contact structures using metal electroplating. A typical electroplating method generally comprises vapor depositing a barrier layer over the via or contact, vapor depositing a conductive metal seed layer, e.g., copper, over the barrier layer, followed by electroplating a conductive metal over the seed layer to fill the via or contact structure. Finally, chemical mechanical polishing (CMP) can be used to define a planarized conductive interconnect feature by polishing the electroplated metal layer. Generally, CMP is preformed by providing relative motion between a substrate pressed against a polishing surface. A polishing fluid is provided between the substrate and polishing surface to chemically assist in the removal of material from the polished substrate surface. Some polishing fluid may additionally contain abrasives.
However, defects may be introduced into the planarized conductive layer after CMP. These defects may include, for example, particulate or chemical contamination, physical damage, discontinuity in the conductive layer, and so on. Therefore, the planarized metal layer is subjected to various post-CMP cleaning or treatment (e.g., thermal or plasma anneal) steps prior to additional processing such as subsequent deposition of a dielectric layer. However, even after post-CMP cleaning or treatment, problems may still be present in subsequent processing like continued vulnerability to chemical corrosion, or failure to provide a good adhesive surface for a subsequently deposited layer such as a dielectric layer.
Therefore, there is an ongoing need for improved systems for post-CMP treatment of metal layers, and also concomitant with CMP methods of treatment as well.
SUMMARY OF THE INVENTION
A system and method for treating a substrate following a chemical mechanical planarization process is generally provided. In one aspect, a system for treating a substrate generally includes a polisher, an annealing station and an optional deposition station. The polisher generally performs a chemical mechanical polishing process on the substrate. The deposition station generally forms a metal-containing layer on the substrate which is treated in the annealing station. In one embodiment, the deposition station and annealing station are disposed in a factory interface which is coupled to the polisher. The deposition station may optionally be incorporated into a cleaner residing within the factory interface. In another embodiment, the deposition station and annealing station are disposed on the polisher.
In another aspect of the invention, a method for treating a substrate generally includes chemical mechanical polishing the substrate, forming a metal-containing layer on the substrate and annealing the metal-containing layer.
REFERENCES:
patent: 2369620 (1945-02-01), Sullivan et al.
patent: 4397812 (1983-08-01), Mallory, Jr.
patent: 5147692 (1992-09-01), Bengston
patent: 5248527 (1993-09-01), Uchida et al.
patent: 5300155 (1994-04-01), Sandhu et al.
patent: 5429711 (1995-07-01), Watanabe et al.
patent: 5618227 (1997-04-01), Tsutsumi et al.
patent: 5830045 (1998-11-01), Togawa et al.
patent: 5885134 (1999-03-01), Shibata et al.
patent: 5895270 (1999-04-01), Hempel, Jr.
patent: 5910340 (1999-06-01), Uchida et al.
patent: 5922136 (1999-07-01), Huang
patent: 6000997 (1999-12-01), Kao et al.
patent: 6015724 (2000-01-01), Yamazaki
patent: 6026830 (2000-02-01), Huang
patent: 6051477 (2000-04-01), Nam
patent: 6066030 (2000-05-01), Uzoh
patent: 6074276 (2000-06-01), Shibata et al.
patent: 6110011 (2000-08-01), Somekh et al.
patent: 6136163 (2000-10-01), Cheung et al.
patent: 6150271 (2000-11-01), Easter et al.
patent: 6155275 (2000-12-01), Shinbara
patent: 6207005 (2001-03-01), Henley et al.
patent: 6360687 (2002-03-01), Yanagisawa et al.
Lin et al. “Manufacturing of Cu/Electroless Nickel/Sn-Pb Flip Chip Solder Bumps”, IEEE Transactions on Advanced Packaging, vol. 22, No. 4, pp. 575-579, Nov., 1999.
Lopatin et al. “Thin Electroless Barrier for Copper Films”, Part of the SPIE Conference on Multilevel Interconnect Technology II, vol. 3508, pp. 65-77, Sep., 1998.
Applied Materials Inc.
Edwards Laura
Moser Patterson & Sheridan
LandOfFree
Method and apparatus for treating a substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for treating a substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for treating a substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3347978