Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2003-07-08
2004-11-02
Elms, Richard (Department: 2824)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S288000, C257S213000
Reexamination Certificate
active
06812535
ABSTRACT:
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 11-186988, filed Jun. 30, 1999, the entire contents of which are incorporated herein by reference.
BACKGROUND OF THE INVENTION
The present invention relates to a method of manufacturing a semiconductor device including a MISFET formed by burying a gate electrode in a trench.
In recent years, strong demand has arisen for increasing the integration degree and speed of semiconductor devices. To meet this demand, the size between elements and element size have been reduced to attain shrink in feature sizes while reduction of resistance of internal interconnection materials and reduction of parasitic capacitance have been examined.
Especially, a great challenge for a gate electrode having a conspicuous RC delay is to attain a low resistance. Recently, to reduce the resistance of a gate electrode, a polycide gate having a two-layered structure comprised of a polysilicon film and metal silicide film is widely employed. A refractory metal silicide film has a resistance lower than that of a polysilicon film by about one order of magnitude and therefore is a promising low-resistance interconnection material. As a silicide, tungsten silicide (WSi
x
) has been most widely used for a long time.
However, to cope with a thin interconnection having a size of 0.15 &mgr;m or less, the interconnection resistance need be further reduced to shorten the delay time. To realize a gate electrode having a low resistance corresponding to a sheet resistance of 1 &OHgr;/□ or less using tungsten silicide, the film thickness of the silicide layer must be increased. This makes it difficult to fabricate the gate electrode pattern or form an interlevel insulating film on the electrode. To avoid this, it is required to achieve a low sheet resistance without increasing the aspect ratio of the electrode.
Under these circumstances, a so-called metal gate structure in which a metal film is directly stacked on a gate insulating film without interposing a polysilicon film is promising. However, unlike the conventional gate electrode, this structure has disadvantages such as difficulty in gate electrode fabrication and poor heat resistance.
To avoid the above-described problems, a trench-buried-type gate electrode forming method has been proposed. More specifically, after a disposable gate electrode pattern is formed, a diffusion layer is formed via the disposable gate. Then, a gate sidewall insulating film and interlevel insulating film are formed around the disposable gate. The disposable gate is peeled to form a trench, and a metal material for forming a gate electrode is buried in this trench. When this technique is used, the annealing temperature after metal gate electrode formation can be made low.
However, when a gate insulating film is formed by deposition, the insulating film is deposited not only on the bottom surface of the trench but also on the side surface. Especially, when a high-dielectric constant film is used as a gate insulating film, the high-dielectric constant material is also deposited on the gate sidewall.
The insulating film on the gate electrode sidewall is reflected not only in the interconnection capacitance between the gate electrode and an adjacent interconnection but also in the capacitances between the gate electrode and the contact for connecting the source/drain region to an upper interconnection and between the source or drain and the gate electrode. That is, when an insulating film with high dielectric constant is used on the gate electrode sidewall, the parasitic capacitance of the interconnection increases to reduce the operation speed of the circuit.
BRIEF SUMMARY OF THE INVENTION
It is an object of the present invention to provide a method of manufacturing a semiconductor device in which an insulating film having a dielectric constant lower than that of the gate electrode is self-aligned to the sidewall of the gate electrode of a MISFET having a buried gate electrode to reduce the parasitic capacitance and suppress a decrease in circuit operation speed.
In order to achieve the above object, the present invention has the following arrangements.
According to the present invention, there is provided a semiconductor device comprising a source and drain formed in a semiconductor substrate, a crystallized gate insulating film formed on the semiconductor substrate in a region between the source and drain, a gate electrode formed on the gate insulating film, and an insulating film formed on a side surface of the gate electrode and having an amorphous structure formed from the same material as that of the gate insulating film.
The gate insulating film and the insulating film are preferably formed from a material selected from the group consisting of cerium oxide (CeO
2
), zirconium oxide (ZrO
2
), hafnium oxide (HfO
2
), thorium oxide (ThO
2
), yttrium oxide (Y
2
O
3
), calcium fluoride (CaF
2
), tin-calcium fluoride (CaSnF
2
), titanium-barium oxide (BaTiO
3
), and La
2
O
3
.
According to the present invention, there is also provided a method of manufacturing a semiconductor device, comprising the steps of forming a disposable gate on a semiconductor substrate in a region where a gate electrode is to be formed, forming a sidewall spacer on a sidewall of the disposable gate, forming a source and drain in the semiconductor substrate using the disposable gate and the sidewall spacer as a mask, forming an interlevel insulating film on the semiconductor substrate so as to cover the disposable gate, planarizing an upper surface of the interlevel insulating film to expose upper surfaces of the disposable gate and the sidewall spacer, removing the disposable gate to form a trench portion having a side surface formed from the sidewall spacer and a bottom surface formed from the semiconductor substrate, depositing a gate insulating film on the semiconductor substrate so as to cover the bottom surface and side surface of the trench portion, forming a gate electrode buried in the trench portion, and removing the sidewall spacer and the gate insulating film on the sidewall of the gate electrode.
(a) A low-dielectric constant insulating film having a dielectric constant lower than that of a thermal oxide film of silicon is preferably buried in a trench formed by removing the sidewall spacer and the gate insulating film.
(b) The low-dielectric constant insulating film is preferably formed from a material selected from the group consisting of SiO
2
, SiOF, Fluorinated Amorphous Carbon, Parylene F, Parylene N, Polynaphthalene, Hydrogen Silsesquioxane, Spin-On-Glass, Aerogel/Xerogel, Fluorinated Polyimide, Teflon, Benzocycrobutene, Polyaryl Ether, Fluorinated Polyaryl Ether, and Air gap.
According to the present invention, there is also provided a method of manufacturing a semiconductor device, comprising the steps of forming a disposable gate on a semiconductor substrate in a region where a gate electrode is to be formed, forming a sidewall spacer on a sidewall of the disposable gate, forming a source and drain in the semiconductor substrate using the disposable gate and the sidewall spacer as a mask, forming an interlevel insulating film on the semiconductor substrate so as to cover the disposable gate, planarizing an upper surface of the interlevel insulating film to expose upper surfaces of the disposable gate and the sidewall spacer, removing the disposable gate to form a trench portion having a side surface formed from the sidewall spacer and a bottom surface formed from the semiconductor substrate, depositing an insulating film having an amorphous structure on the semiconductor substrate so as to cover the semiconductor substrate on the bottom surface of the trench portion, epitaxially growing an insulating film having a single-crystal structure from the insulating film having the amorphous structure on the bottom surface of the trench portion to form a gate insulating film on the bottom surface of the trench, depositing a gate electrode m
Nakajima Kazuaki
Yagishita Atsushi
Elms Richard
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
Smith Brad
LandOfFree
Semiconductor device with a disposable gate and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device with a disposable gate and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with a disposable gate and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3328908