Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2001-05-25
2004-12-28
Iqbal, Nadeem (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S037000
Reexamination Certificate
active
06836856
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to the field of integrated circuits, and more particularly to the fields of integrated circuit testing, fault generation, and/or test pattern generation.
Fault modeling techniques are discussed, for example, in U.S. Pat. No. 5,546,408 to Keller entitled “Hierarchical Pattern Faults For Describing Logic Circuit Failure Mechanisms”, the disclosure of which is incorporated herein in its entirety by reference. In automatic test generation programs, some type of defect model is generally used to identify test stimulus patterns for detecting the modeled defects. The defect model is also used to ascertain the effectiveness of the generated test stimulus patterns in detecting the defects.
Traditionally a “stuck-at” fault model has been used in the test industry. That is, a defect is modeled as a node or pin that is shorted to (stuck-at) another node or pin, such as a logic one level or a logic zero level. More recently, a transition fault model has been used to model dynamic defects that require a sequence of two test stimulus patterns to excite the defect.
As discussed in the Keller '408 patent, a “pattern fault” is defined as a static pattern fault or as a dynamic pattern fault. A static pattern fault is represented as a list of required excitation nodes and their values, as well as a fault propagation point. The fault propagation point is defined to be a net or node in a circuit to be tested where the defect's effect first appears once it has been excited. A dynamic pattern fault adds to this structure an initial value list of nodes and their required initial values. The dynamic pattern fault may be employed when a two pattern sequence is required to excite a specific defect.
SUMMARY OF THE INVENTION
Integrated circuit faults can be characterized according to embodiments of the present invention using fault tuples. An integrated circuit device, for example, may include primary inputs, primary outputs, and a plurality of signal lines and circuits interconnecting the primary inputs and outputs. A fault tuple, according to embodiments of the present invention, can be defined to include an identification of a signal line, a signal line value, and a clock cycle constraint for the signal line. The fault tuple is satisfied by providing a test sequence comprising one or more test patterns such that the signal line is controlled to the signal line value during a clock cycle of the test sequence defined by the clock cycle constraint responsive to application of the test sequence to the primary inputs.
Fault tuples, products of fault tuples, and/or macrofaults of OR-ed products of fault tuples can be used to generated test patterns for integrated circuit devices. For example, at least one fault tuple can be provided including an identification of a signal line, a signal line value, and a clock cycle constraint for the signal line. A test sequence comprising at least one test pattern can be determined such that the test sequence can be applied to the primary inputs of the integrated circuit device to control the signal line to the signal line value during a clock cycle of the test sequence defined by the clock cycle constraint.
Fault tuples, products of fault tuples, and/or macrofaults of OR-ed products of fault tuples can also be used to simulate test patterns for faults of an integrated circuit device. For example, a fault tuple can be provided including an identification of a signal line, a signal line value, and a clock cycle constraint for the signal line. A test sequence comprising one or more test patterns can also be provided. Simulation according to embodiments of the present invention can determine if the fault tuple will be satisfied by the test pattern such that the signal line is controlled to the signal line value during a clock cycle of the test sequence defined by the clock cycle constraint responsive to application of the test sequence to the primary inputs.
REFERENCES:
patent: 5305328 (1994-04-01), Motohara et al.
patent: 5475624 (1995-12-01), West
patent: 5546408 (1996-08-01), Keller
patent: 6108806 (2000-08-01), Abramovici et al.
patent: 2002/0093356 (2002-07-01), Williams et al.
patent: 2002/0178399 (2002-11-01), Blanton
patent: 2003/0182638 (2003-09-01), Gupta et al.
patent: 2004/0064773 (2004-04-01), Kundu et al.
K. Dwarakanath et al;Universal Fault Simulation Using Fault Tuples; Annual ACM IEEE Design Automation Conference; Proceedings of the 37thconference on Design automation; Jun. 5-9, 2000, Los Angeles, CA USA pp 786-789.
Rao Desineni et al;Universal Test Generation Using Fault Tuples; ITCInternational Test Conference (31st: 2000: Atlantic City, NJ) Proceedings International Test Conference 2000: Oct. 3-5, 200, New Atlantic City Convention Center, Atlantic City, NJ, USA; pp 812-819.
TestBench, Library Data Reference, Ninth Edition; Version 2000, IBM Corporation; Endicott, NY 13760; pp 170-181 and 177-183.
M. Abramovici et al;Digital Systems Testing and Testable Designs; IEEE Press; The Institute of Electrical and Electronics Engineers, Inc., New York; pp 292-294 and 197-199.
J. Khare et al;Fault Characterization of Standard Cell Libraries Using Inductive Contamination Analysis(ICA) 14thVLSI Test Symposium—1996 pp 405-413.
S. Gai et al;MOZART: A Concurrent Multilevel Simulator; IEEE Transactions on Computer Aided Design, vol. 7, No. 9, Sep. 1988; pp 1005-1016.
Scott Davidson;ITC '99 Benchmark Circuits—Preliminary Results; Sun Microsystems, Inc., ITC International Test Conference; Paper P6.0 (1125), 1999.
S. Ma et al;An Experimental Chip to Evaluate Test Techniques Experiment Results; Center for Reliable Computing; International Test Conference; Paper 28.3 (663-672), 1995.
J. Paul Roth;Diagnosis of Automata Failures: A Calculus and a Method; IBM Journal, Jul. 1966, pp 278-291.
F. Brglez;Accelerated ATPG and Fault Grading Via Testability Analysis; Proceedings of ISCAS 1985 IEEE pp 695-698..
G. Smith;Model for Delay Faults Based Upon Paths; 1985 International Test Conference; Paper 9.6 (342-349).
K, Butler;The Stuck-at Fault: It Ain't Over Til It's Over; International Test Conference; Paper P10.1 (1165), 1998, IEEE.
Y. Gong et al;Locating Bridging Faults Using Dynamically Computed Stuck-At Fault Dictionaries; IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, No. 9, Sep. 1998; pp 876-887.
M. Gharaybeh et al;Classification and Test Generation for Path-Delay Faults Using Single Stuck-Fault Tests; International Test Conference; Paper 5.4 (139-148), IEEE, 1995.
J. Patel;Stuck-at Fault: A Fault Model for the Next Millenium; University of Illinois at Urbana-Champaign; International Test Conference; Paper P10.2 (1166), IEEE, 1998.
W. Chen et al;Test Generation in VLSI Circuits for Crosstalk Noise; Department of Electrical Engineering-Systems; International Test Conference; Paper 25.3 (641-650).
K. Lee et al;Test Generation for Crosstalk Effects in VLSI Circuits; IEEE (1996) pp 628-631.
W. Kautz;Testing for Faults in Combinatorial Cellular Logic Arrays; Stanford Research Institute; Proceedings of the 8thSymposium on Switching Automation Theory, pp 161-174, 1967.
H. Al-Asaad et al;ESIM: A Multimodel Design Error and Fault Simulator for Logic Circuits; IEEE(Apr. 2000), Proceedings of the 18thVLSI Test Symposium, pp 221-228.
J. Roth et al;Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits; IEEE Transactions on Electronic Computers, vol. EC-16, No. 5, Oct. 1967; pp 71-83.
H. Lee et al;HOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits; IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. vol., 15. No. 9, Sep. 1996; pp 1048-1058.
P. Banerjee et al;Characterization and Testing of Physical Failures in MOS Logic Circuits; IEEE Design & Test (Aug. 1984); pp 76-86.
R.D. Blanton et al;Properties of the Input Pattern Fault Model; IEEE 1997; pp 372-380.
P. Nigh et al;An Experimental Study Comparing the Relative Effectiveness of Functional, Scan, IDDq and Delay-fault T
Carnegie Mellon University
Iqbal Nadeem
Myers Bigel & Sibley & Sajovec
LandOfFree
Methods for characterizing, generating test sequences for,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for characterizing, generating test sequences for,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for characterizing, generating test sequences for,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3298539