Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2003-02-28
2004-02-17
Nelms, David (Department: 2818)
Static information storage and retrieval
Interconnection arrangements
C365S185220, C365S230080
Reexamination Certificate
active
06693818
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a data reading technique of a semiconductor storage apparatus, particularly to a fast data reading technique.
2. Description of the Related Art
When a semiconductor storage apparatus (e.g., NOR type flash memory) is accessed at random, a series of reading operation including: selecting a cell for each address input; sensing cell data; and outputting the data is repeated. Therefore, a certain given time is required, and the data cannot be outputted faster.
On the other hand, a serial access operation includes: selecting cells corresponding to a plurality of addresses present on the same word line at the same time; sensing the data; latching the sensed data; and sequential outputting the latched data in synchronization with a clock from the outside. Therefore, a fast data reading is apparently realized.
Furthermore, when the latched data is sequential outputted, a next group of cells are sensed in a chip. Since a so-called “pipeline reading” is performed, an internal reading delay can be eliminated in and after a first access, and the fast data reading is enabled.
The “pipeline reading” has heretofore been realized by dividing a memory cell array into two, and disposing a decoder and sense amplifier in the two arrays, respectively. Therefore, a chip area has largely increased.
BRIEF SUMMARY OF THE INVENTION
A semiconductor device according to an aspect of the invention comprises: first to eighth bit lines; a plurality of memory cells being connected to the first to eighth bit lines; first to eighth column selection transistors, one of a source and drain of each of the first to eighth column selection transistors being connected to a corresponding one of the first to eighth bit lines; ninth to twelfth column selection transistors, one of a source and drain of the ninth column selection transistor being connected to the other of the source and drain of each of the first and second column selection transistors, one of a source and drain of the tenth column selection transistor being connected to the other of the source and drain of each of the third and fourth column selection transistors, one of a source and drain of the eleventh column selection transistor being connected to the other of the source and drain of each of the fifth and sixth column selection transistors, one of a source and drain of the twelfth column selection transistor being connected to the other of the source and drain of each of the seventh and eighth column selection transistors; first and second sense amplifiers, the first sense amplifier being connected to the other of the source and drain of each of the ninth and tenth column selection transistors, and the second sense amplifier being connected to the other of the source and drain of each of the eleventh and twelfth column selection transistors; a first column selection line being connected to gates of the first, third, fifth and seventh column selection transistors; a second column selection line being connected to gates of the second, fourth, sixth and eighth column selection transistors; and third to sixth column lines being connected to gates of the ninth to twelfth column selection transistors, respectively.
REFERENCES:
patent: 5289413 (1994-02-01), Tsuchida et al.
patent: 5347490 (1994-09-01), Terada et al.
patent: 5761139 (1998-06-01), Shibata et al.
patent: 5986918 (1999-11-01), Lee
patent: 6038185 (2000-03-01), Ng et al.
patent: 6240044 (2001-05-01), Akaogi
patent: 6243797 (2001-06-01), Merritt
patent: 6373748 (2002-04-01), Ikehashi et al.
patent: 6552936 (2003-04-01), Shiga et al.
patent: 2000-48586 (2000-02-01), None
Atsumi Shigeru
Shiga Hitoshi
Takano Yoshinori
Tanzawa Toru
Auduong Gene
Nelms David
Pan Grace L.
LandOfFree
Semiconductor storage apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor storage apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor storage apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3294081