Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2002-10-21
2004-10-26
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06810509
ABSTRACT:
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2001-345295, filed Nov. 9, 2001, the entire contents of which are incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a technique of designing a semiconductor integrated circuit by CAD (computer aided design). More specifically, the invention relates to a method of evaluating a semiconductor integrated circuit to be designed in consideration of standby DC leakage current.
2. Description of the Related Art
In the design of a semiconductor integrated circuit by CAD, a threshold voltage of an FET has to be set in consideration of a tradeoff between reliability and performance (speed) of the circuit. In the case of an N-channel FET, standby current reduces due to a shift in threshold voltage in the positive direction under the influence of hot carriers. Though the reduction in standby current is preferable in terms of low power consumption, it lowers circuit performance, especially operation speed. In the case of a P-channel FET, a threshold voltage shifts in the direction that decreases the absolute value of the threshold voltage. If standby current increases as subthreshold current does, the circuit can be improved in performance or speed. However, there is fear that a semiconductor integrated circuit such as an IC and an LSI will not meet a value of the standby current required as the specifications of the circuit.
In the design of a semiconductor integrated circuit, therefore, the minimum initial threshold voltage that inhibits the speed from decreasing and satisfying an amount of standby current required as specifications has to be determined.
In the design of a semiconductor integrated circuit by CAD, conventionally, a value that is one-fourth of the total of channel widths of FETs in the circuit is used to determine the minimum threshold voltage of an N-channel FET. However, the value is estimated in accordance with the number of n-channel FETs in a CMOS inverter chain circuit and simply represented as an approximation. In order to produce more correct results, transistors to be cut off in standby mode should be detected and the total of channel widths of the transistors should be computed.
The problem of recent CMOS technology is that parasitic transistors are formed on a boundary between an active area and an element isolation region that gate electrodes of FETs cross and a threshold voltage is lowered by a trap of charges of the parasitic transistors. When a degree of integration was low, the influence of the above parasitic transistors was so small that it hardly became a problem. However, as the transistors decrease in size in accordance with an improvement in packing density, the influence of the parasitic transistors cannot be ignored.
There is case where a transistor having a great channel width (a large current driving capacity) has to be formed in a small space in order to actually form a pattern of a designed circuit. In this case, a multi-finger transistor is used as shown in FIG.
1
.
FIG. 1
is a pattern plan view schematically showing a structure of the multi-finger transistor (FET). In the multi-finger transistor, a gate insulation film is formed on an active area AA serving as source and drain regions, and gate polysilicon layers (fingers F
1
to F
3
) are formed on the gate insulation film. Edges P
1
a
, P
1
b
, P
2
a
, P
2
b
, P
3
a
and P
3
b
are formed at intersections of a boundary between the active area AA and the element isolation region and the fingers F
1
to F
3
.
As illustrated in
FIG. 2
, parasitic transistors Qpa and QPb are formed at their respective edges Pa and Pb at the intersections of the above boundary and the finger F. The parasitic transistors Qpa and QPb are connected in parallel with a main transistor Q. Even though the main transistor Q is cut off in standby mode, DC leakage current flow through current paths of the parasitic transistors Qpa and QPb.
Using a multi-finger transistor, it comes to have four or more edges (six edges in
FIG. 1
) on the actual pattern layout though it must have only two edges (parasitic transistors) on the circuit design. The analysis of leakage current due to such edges could not be conducted by the entire chip until now because there were no methods of counting huge numbers of edges of MOSFETs after the layout was completed.
Consequently, a large displacement is caused between a circuit and a pattern layout in the foregoing prior art evaluation method using approximation and estimation. It is thus likely that a semiconductor integrated circuit will not be correctly evaluated or a finished semiconductor integrated circuit will not meet the specifications of standby DC leakage current.
The above-described prior art method of evaluating a semiconductor integrated circuit decreases in precision and reliability since the evaluation is performed by approximation and estimation. The method is therefore desired to improve.
BRIEF SUMMARY OF THE INVENTION
According to an aspect of the present invention, there is provided a method of evaluating a semiconductor integrated circuit, comprising a first block which simulates a circuit design value, the first block creating a file including a bias state of a MOSFET using a circuit simulator and an input file, a second block which extracts physical layout information from results of execution of LVS programs, and a third block which acquires final results by linking an output file of the first block and that of the second block to each other, the first block including inputting electric information of a schematic to a netlister and creating a netlist by the netlister, and performing a simulation by the circuit simulator using data of the netlist and an input stimulus and creating a file of simulation results, the second block including verifying whether data of a layout pattern and that of the schematic are equivalent to each other and creating a file of verification results, and creating a finger-model table file from the file of verification result in line with an actual pattern layout, and the third block including performing a circuit simulation in line with an actual pattern layout upon receiving the simulation results from the first block and the finger-model table file from the second block, and creating a result file by evaluation.
REFERENCES:
patent: 5796638 (1998-08-01), Kang et al.
patent: 6086627 (2000-07-01), Bass et al.
patent: 6128768 (2000-10-01), Ho
patent: 6311147 (2001-10-01), Tuan et al.
patent: 6407434 (2002-06-01), Rostoker et al.
patent: 6553542 (2003-04-01), Ramaswamy et al.
Jinlong Zhang et al., “Oates, A.S.;Design optimization of stacked gate oxides with easy evaluation of gate leakage in deep submicron MOSFET”, Device Research Conference, 2000. Conference Digest. 58th DRC, Jun. 19-21, 2000, pp.: 69-70.*
Bowman, K.A. et al., “A physical alpha-power law MOSFET model”, Solid-State Circuits, IEEE Journal of , vol.: 34 , Issue: Oct. 10, 1999, pp.: 1410-1414.*
Planes, N. et al., “Impact of gate current on first order parameter extraction in sub-0.1 /spl mu/m CMOS technologies”, Microelectronic Test Structures, 2003. International Conference on , Mar. 17-20, 2003, pp.: 3-141.
Kabushiki Kaisha Toshiba
Levin Naum
Smith Matthew
LandOfFree
Method of evaluating semiconductor integrated circuit to be... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of evaluating semiconductor integrated circuit to be..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of evaluating semiconductor integrated circuit to be... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3273283