Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-04-23
1998-10-13
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
G06F 1208
Patent
active
058227563
ABSTRACT:
In a microcomputer system using a multiple-way cache memory subsystem, the way of the next microprocessor operation is predicted, and either the output enables of the cache are predriven, or, in a single-bank multiple-way cache, the address bit which acts as a way selection is appropriately set. The way prediction used is based not on the address being accessed in the cache, but instead on the last processor code read, or the last processor code or data read. This permits the cache memory subsystem to respond more quickly on hits to the appropriate way, and also allows for slower cache memories to be used without reducing performance.
REFERENCES:
patent: 4905141 (1990-02-01), Brenza
patent: 4945512 (1990-07-01), Dekarske et al.
patent: 5005011 (1991-04-01), Perlman et al.
patent: 5014195 (1991-05-01), Farrell et al.
patent: 5060136 (1991-10-01), Furney et al.
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5210845 (1993-05-01), Crawford et al.
patent: 5235697 (1993-08-01), Steely, Jr. et al.
patent: 5293603 (1994-03-01), MacWilliams et al.
patent: 5307477 (1994-04-01), Taylor et al.
patent: 5355467 (1994-10-01), MacWilliams et al.
patent: 5367659 (1994-11-01), Iyenger et al.
patent: 5392414 (1995-02-01), Yung
patent: 5396619 (1995-03-01), Walton
patent: 5418922 (1995-05-01), Liu
patent: 5434992 (1995-07-01), Mattson
patent: 5488709 (1996-01-01), Chan
patent: 5640532 (1997-06-01), Thome et al.
Pentium.TM. Processor User's Manual, vol. 2:82496 Cache Controller and 82491 Cache SRAM Data Book, .COPYRGT.Intel Corporation 1993, pp. 2-1 to 2-4; 3-1; 3-5 to 3-7; 3-10 to 3-11; 5-1 to 5-10; 5-90 to 5-91; 6-14 to 6-15.
Handy, "The Cache Memory Book," 1993, pp. 62-64, 69-72, 262.
Ramsey Jens K.
Thome Gary W.
Chan Eddie P.
Compaq Computer Corporation
Ellis Kevin L.
LandOfFree
Microprocessor cache memory way prediction based on the way of a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor cache memory way prediction based on the way of a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor cache memory way prediction based on the way of a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-327160