Integrated circuit multiplexer including transistors of more...

Details Integrated circuit multiplexer including transistors of more... Integrated circuit multiplexer including transistors of more...

2003-01-30

2004-07-27

Tokar, Michael (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

C326S113000, C327S407000, C327S408000

Reexamination Certificate

active

06768335

ABSTRACT:

FIELD OF THE INVENTION
The invention relates to programmable logic devices (PLDS). More particularly, the invention relates to an interconnect multiplexer for a PLD that includes transistors having more than one oxide thickness.
BACKGROUND OF THE INVENTION
Programmable logic devices (PLDs) are a well-known type of digital integrated circuit that can be programmed to perform specified logic functions. One type of PLD, the field programmable gate array (FPGA), typically includes an array of configurable logic blocks (CLBs) and programmable input/output blocks (IOBs). The CLBs and IOBs are interconnected by a programmable interconnect structure.
More advanced FPGAs can include more than one type of logic block in the array. For example, the Xilinx Virtex-II Pro™ FPGA includes blocks of Random Access Memory (RAM), blocks implementing multiplier functions, and embedded processor blocks. (The Xilinx Virtex-II Pro FPGA is described in detail in pages 19-71 of the “Virtex-II Pro Platform FPGA Handbook”, published October, 2002, available from Xilinx, Inc., 2100 Logic Drive, San Jose, Calif. 95124, which pages are incorporated herein by reference.)
The CLBs, IOBs, interconnect, and other logic blocks are typically programmed by loading a stream of configuration data (bitstream) into internal configuration memory cells that define how the CLBs, IOBs, and interconnect are configured. The configuration data can be read from memory (e.g., an external PROM) or written into the FPGA by an external device. The collective states of the individual memory cells then determine the function of the FPGA.
The programmable interconnect structure typically includes a large number of interconnect lines of various lengths interconnected by programmable interconnect points (PIPs). These PIPs are controlled by configuration memory cells. Thus, the values stored in the PIP configuration memory cells determine the “routing”, i.e., the interconnections between various points in the FPGA. PIPs can also be used to select a signal from one of several interconnect lines and to pass the selected signal to a CLB, for example, or to select one of several output signals from a CLB to pass to an interconnect line.
A PIP can be implemented in various ways. For example, a set of PIPs can be implemented as a multiplexer structure that selects one of several interconnect lines and drives a signal on the selected interconnect line onto a destination interconnect line. One such set of PIPs is shown in FIG.
1
.
As shown in
FIG. 1
, multiplexer structure
100
includes eight input terminals driven by eight input signals IN
0
-IN
7
. (In the present specification, the same reference characters are used to refer to terminals, signal lines, and their corresponding signals.) Each signal passes through an N-channel transistor T
0
-T
7
controlled by an associated configuration memory cell M
0
-M
7
. Each configuration memory cell Mx includes, for example, a pair of cross-coupled inverters A, B, with inverter B driving the associated transistor T
0
-T
7
. Two pass transistors d
1
, d
2
allow the configuration logic (not shown) to access the memory cell. Based on the data stored in memory cells M
0
-M
7
, one of signals IN
0
-IN
7
is selected and passed to internal signal INT. Internal signal INT is passed to buffer
101
, which provides output signal OUT at an output terminal of the multiplexer structure.
FIG. 1
illustrates one well-known implementation
101
x
of buffer
101
. Buffer
101
x
includes two inverters coupled in series. The first inverter includes P-channel transistor P
1
(the pullup) and N-channel transistor N
1
(the pulldown), coupled in series between power high VDD and ground GND. Optional second inverter I
2
can increase the performance of the buffer and ensures that the output signal OUT has the same sense as the input signal INT. P-channel transistor P
2
is driven by the node N between the two inverters, and acts to pull node INT up to VDD such that pullup P
1
is fully turned off. Optional P-channel transistor P
3
is used to initialize node INT to a high value, for example during reset or power-up of the FPGA.
The structure shown in
FIG. 1
works well at sufficiently high values of VDD (power high, or the operating voltage of the FPGA). For example, for many years VDD was standardized at 5 volts (5 V), plus or minus ten percent (10%). (The ten percent allowable variation was included in the specifications of each device to allow for normal deviations in manufacturing and operation.) However, operating voltages are being steadily reduced both to save power and to meet the requirements of smaller and smaller transistors. For example, a transistor with a thinner oxide layer breaks down at a lower gate voltage than a transistor with a thicker oxide layer. Thus, values of VDD have been reduced to 2.5 V, 1.8 V, and even as low as 1.5 V. A VDD value of 1.2 V is now contemplated, and at these low voltage levels the structure of
FIG. 1
might no longer be adequate, as is now described in conjunction with FIG.
2
.
When a high value is passed through an N-channel transistor, the voltage is reduced by Vt, the threshold voltage level of the N-channel transistor. (For purposes of simplifying the present discussion, other well-known transistor effects such as the body effect are not described.) For example,
FIG. 2
shows an input signal IN passing through transistor T (which is driven by VDD) to internal node INT. Internal node INT drives buffer
201
, which provides the output signal OUT. When input signal IN is at the same voltage level as VDD, the voltage at internal node INT is the gate voltage reduced by one threshold voltage (VINT=VDD−Vt).
This well-known limitation presents no problem when VDD=5 V, as described above. When processes supporting this operating voltage are used, the N-channel threshold voltage is less than one volt (1 V). Thus, the voltage at internal node INT is still more than four volts (4 V), which is quite sufficient to turn on the N-channel pulldown N
1
, thus turning on P-channel pullup P
2
in buffer
201
(see FIG.
1
). However, at sufficiently low levels of VDD, the voltage at internal node INT is so low as to impair the performance of the circuit.
For example, if node INT does not rise sufficiently high, the N-channel pulldown in buffer
201
might not be completely on, and the P-channel pullup P
2
might not be sufficiently on to quickly turn off pullup P
1
. Thus, the pullup (e.g., pullup P
1
) “fights” the pulldown (e.g., pulldown N
1
), and slows down the switching of the output node. For example, referring again to
FIG. 1
, while P-channel transistor P
2
helps in raising node INT to VDD once node N goes low, transistor P
2
is no help if node N does not go low enough to turn it on.
As described, there is a voltage drop when a high voltage is passed across an N-channel transistor. However, there is no corresponding voltage drop of a high voltage across a P-channel transistor. Therefore, one solution to this problem is to replace the N-channel transistor with paired N- and P-channel transistors, with the P-channel transistors being driven by the complementary input signal. However, this solution can double the size of the multiplexer by doubling the number of pass transistors. Further, both the true and complement signals must be provided to the paired transistors, which increases the die area. Larger buffers must also be provided to handle the increased load of driving both the N- and P-channel transistors.
Another way to accommodate lower VDD levels is to drive the gates of the N-channel transistors with a voltage level VGG higher than VDD, as shown in FIG.
3
and Table 1. In this case, the voltage level after passing a high value VDD through the N-channel transistor T is the gate voltage VGG minus the N-channel threshold voltage Vt, or VINT=VGG−Vt. voltage level VGG is often specified for an FPGA, where VGG is the maximum voltage that can safely be applied to the gate of a transistor in the device. The VGG voltage level is at least par

Affiliated with

Also associated with

Rating

Integrated circuit multiplexer including transistors of more... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit multiplexer including transistors of more..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit multiplexer including transistors of more... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3257423