Trench buried bit line memory devices

Details Trench buried bit line memory devices Trench buried bit line memory devices

2002-11-15

2004-05-11

Nelms, David (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S300000

Reexamination Certificate

active

06734482

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates in general to memory devices and in particular to memory devices having conductive lines buried in isolation regions.
Dynamic random access memory (DRAM) memory has enjoyed popular success over other types of memory technology because of its low cost and simple memory cell layout, which promotes scalability. A DRAM memory cell is capable of storing one bit of information and is constructed using only one memory cell transistor and one memory cell capacitor. As such, this memory cell is often referred to as a one-transistor one-capacitor (1T1C) cell. In a typical memory device, collections of 1T1C memory cells are grouped together by bit lines and word lines forming a memory array.
The industry is continually striving to produce DRAM memory devices that provide increased storage capacity, yet provide comparable to improved operational performance. Increase in circuit density is often the result of an ability to manufacture a given device in a smaller physical space than previously possible, allowing an increase in packing density. However, device density in DRAM memory is limited by both the resolution capability of available photolithographic equipment (feature size) and the area consumed by each memory cell in a given memory array.
One known DRAM memory device stacks storage capacitors above memory cells. For example, memory cells are fabricated by forming word line gate stacks over a semiconductor substrate. Bit lines are subsequently fabricated by forming a metal line in a passivating insulating layer over the semiconductor substrate. A bit line is electrically coupled to an associated memory cell by forming a via that passes through one or more layers of the memory device to a bit line contact on the semiconductor substrate. Capacitor structures are also formed over the semiconductor substrate and are electrically coupled an associated memory cell by forming a via through one or more semiconductor layers. As such, for each memory cell, one via is required to connect the bit line to the memory cell and a second via is required to connect the capacitor structure to the memory cell. Under such an arrangement, the capacitor is typically stacked over the bit line. However, this requires a relatively deep via having contact openings that are difficult to form and hard to fill. For example, poor step coverage and adhesion may occur resulting in poor electrical performance and increased contact resistance. Accordingly, there is a continuing need for improved memory.
The amount of charge that a storage capacitor can store is generally related to the amount of storage node surface area. As DRAM dimensions grow smaller, there is an ever-increasing need to maintain storage capacitance values despite more tightly packed circuits. However, the minimum realizable area of the vias required to connect the bit line and capacitor to the memory cell is limited by the minimum realizable feature size. Accordingly, for a given area, space that would otherwise be available for capacitor structures is required to provide the bit line and bit line contacts. As packing density in DRAM structures increases, the via size thus serves to limit the area available for capacitor structures. Accordingly, there is a continuing need for improved or alternative memory device structures.
SUMMARY OF THE INVENTION
The present invention overcomes the disadvantages of previously known semiconductor devices by providing a memory device with a trench buried bit line.
According to one embodiment of the present invention, a memory device such as a 6F
2
memory device includes isolation trenches that are formed generally parallel to and along associated strips of active area. A conductive bit line is recessed within each isolation trench such that the uppermost surface of the bit line is recessed below the uppermost surface of the base substrate. A bit line contact strap electrically couples the bit line to the active area both along a vertical dimension of the bit line strap and along a horizontal dimension across the uppermost surface of the base substrate.


REFERENCES:
patent: 5702969 (1997-12-01), Lee
patent: 5736761 (1998-04-01), Risch et al.
patent: 5753551 (1998-05-01), Sung
patent: 5792685 (1998-08-01), Hammerl et al.
patent: 5858833 (1999-01-01), Lee et al.
patent: 6048767 (2000-04-01), Terada
patent: 6127228 (2000-10-01), Lee
patent: 6218236 (2001-04-01), Economikos et al.
patent: 6243311 (2001-06-01), Keeth
patent: 6261908 (2001-07-01), Hause et al.
patent: 6303424 (2001-10-01), Lee et al.
patent: 6306703 (2001-10-01), Noble
patent: 6335237 (2002-01-01), Tang et al.
patent: 6344389 (2002-02-01), Bronner et al.
patent: 6373138 (2002-04-01), Noble
patent: 6417048 (2002-07-01), Tseng
patent: 6455886 (2002-09-01), Mandelman et al.
patent: 6555862 (2003-04-01), Mandelman et al.

Affiliated with

Also associated with

Rating

Trench buried bit line memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Trench buried bit line memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trench buried bit line memory devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3235436