Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2000-03-22
2004-04-20
Von Buhr, Maria N. (Department: 2125)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C326S039000
Reexamination Certificate
active
06725441
ABSTRACT:
FIELD OF THE INVENTION
The present invention generally relates to the configuration of programmable logic devices, and more particularly to defining connections between logic cores on programmable logic devices.
BACKGROUND
Field programmable gate arrays (FPGAs), first introduced by Xilinx in 1985, are becoming increasingly popular devices for use in electronics systems. For example, communications systems employ FPGAs in large measure for their re-programmability and high speed. In general, the use of FPGAs continues to grow at a rapid rate because they permit relatively short design cycles, reduce costs through logic consolidation, and offer flexibility in their re-programmability.
The field of reconfigurable computing has advanced steadily for the past decade, using FPGAs as the basis for high-performance reconfigurable systems. Run-Time Reconfigurable (RTR) systems distinguish themselves by performing circuit logic and routing customization at run-time. RTR systems using FPGAs are expected to result in systems that require less hardware, less software, and fewer input/output resources than traditional FPGA-based systems. However, scarcity of software that supports RTR is believed to be one reason that RTR has been outpaced by research in other areas of reconfigurable computing.
Whereas the time taken to generate a programming bitstream is generally not real-time critical with traditional systems having FPGAs, the time required to generate the programming bitstream for an RTR system may be critical from the viewpoint of a user who is waiting for the FPGA to be reconfigured. Thus, in a runtime environment it is expected that the reconfiguration process will require no more than a few seconds, or even a fraction of a second.
In both static and run-time configuration environments, logic cores are utilized to quickly integrate previously implemented functionality into a workable system. Each logic core is comprised of logic that performs a specific function when implemented on an FPGA. In the JBits environment that is available from Xilinx, a library of logic cores can be defined and made available for use in run-time configuration. JBits provides Java classes for defining and implementing cores.
The relationships between cores are generally defined by the various interconnections, which are characterized herein as the pin connections. That is, a certain output pin of a first core is connected to a certain input pin of a second core. In the context of configurable logic blocks (CLBs) of an FPGA, a “pin” may correspond, for example, to the output of a CLB multiplexer or the input to a lookup table. Other programmable logic devices (PLDs) have comparable “pins”.
Reconfiguration of an FPGA may include routing and rerouting connections between the logic sections. Present run-time routing methods provide a great deal of program control over the routing process. For example, the JBits environment allows a program to manipulate individual bits in the configuration bitstream for configuring routing resources. While this approach provides a great deal of flexibility, the drawback is added program complexity.
In some instances, multiple logic cores are assembled into a hierarchy of cores to implement a higher level function. Tracking the various pin connections between the cores can be burdensome and error-prone, thereby impeding the development of RTR systems. A method and apparatus that addresses the aforementioned problems, as well as other related problems, is therefore desirable.
SUMMARY OF THE INVENTION
In various embodiments, a method and apparatus are provided for generating a configuration bitstream for a programmable logic device using logic ports that are associated with logic cores. Logic ports are associated with respective ones of a plurality of logic cores, and logical connections are made between selected ones of the ports of the logic cores. Source pins, wherein a pin represents an output resource of a programmable element of the programmable logic device, are associated with selected ones of the ports. A sink pin represents an input resource of a programmable element of the programmable logic device, and sink pins are associated with selected ones of the ports. By providing a level of abstraction for defining inputs to and outputs from logic cores that is above the level of physical input/output resources, run-time parameterizable logic cores can be interconnected by reference to logic input and output relationships between cores rather than by reference to pin-to-pin connections between cores. In response to a route programming interface call that references a source port and a sink port, bits for the configuration bitstream are generated for routing resources to connect selected ones of the source pins to selected ones of the sink pins.
It will be appreciated that various other embodiments are set forth in the Detailed Description and Claims that follow.
REFERENCES:
patent: 5596742 (1997-01-01), Agarwal et al.
patent: 5636368 (1997-06-01), Harrison et al.
patent: 5761484 (1998-06-01), Agarwal et al.
patent: 5923894 (1999-07-01), Sollars
patent: 5946219 (1999-08-01), Mason et al.
patent: 5946478 (1999-08-01), Lawman
patent: 6026230 (2000-02-01), Lin et al.
patent: 6078736 (2000-06-01), Guccione
patent: 6112020 (2000-08-01), Wright
patent: 6150842 (2000-11-01), Agrawal et al.
patent: 6160420 (2000-12-01), Gamal et al.
patent: 6182183 (2001-01-01), Wingard et al.
patent: 6216259 (2001-04-01), Guccione et al.
patent: 6230307 (2001-05-01), Davis et al.
patent: 6311316 (2001-10-01), Huggins et al.
patent: 6446242 (2002-09-01), Lien et al.
patent: 6487709 (2002-11-01), Keller et al.
Keller Eric R.
Patterson Cameron D.
Maunu LeRoy D.
Von Buhr Maria N.
Xilinx , Inc.
LandOfFree
Method and apparatus for defining and modifying connections... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for defining and modifying connections..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for defining and modifying connections... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3231389