Coating processes – Electrical product produced – Metal coating
Reexamination Certificate
2001-04-04
2004-07-20
Nguyen, Nam (Department: 1753)
Coating processes
Electrical product produced
Metal coating
C427S058000, C205S122000, C205S640000, C438S584000, C438S674000, C438S687000, C438S689000, C414S779000
Reexamination Certificate
active
06764713
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the field of semiconductor wafer processing and, more particularly, to a compliant chuck for supporting a wafer in a processing chamber.
2. Background of the Related Art
Various processing chambers are known in the art for processing semiconductor wafers, such as silicon wafers. Present practices include the manufacture of integrated circuit devices on the wafer by fabricating multiple levels of conductive (typically metal) layers above a substrate of the wafer. The multiple metallization layers are employed in order to accommodate higher densities as device dimensions shrink. Likewise, the size of interconnect structures also need to shrink in order to accommodate the smaller dimensions. The various processing chambers are utilized to deposit or remove materials in order to fabricate the integrated circuits. For example, deposition techniques include processes such as physical vapor deposition (PVD), chemical vapor deposition (CVD), sputtering, and immersion of the wafer in an electrolyte. Similarly, a number of techniques are known for removing a material from a wafer. These techniques include reactive ion etching (RIE), plasma etching, chemical-mechanical polishing (CMP), and immersion of the wafer in an electrolyte.
Typically, the practice involves the complete placement of a wafer or wafers in the processing chamber. In single wafer processing, the wafer is typically placed on a chuck, which resides or is made to reside within the confines of the chamber. The chuck may be rotated to rotate the wafer. The chucks provide a hard upper surface upon which the wafer resides. The chuck is positioned so that all of the wafer resides within the interior walls of the processing chamber.
However, another line of processing chambers utilize the wafer to form the floor of the containment area for the processing fluid. For example, in a processing chamber described in U.S. patent application entitled “Process chamber and Method for Depositing and/or Removing Material on a Substrate;” Ser. No. 08/916,564; filed Aug. 22, 1997; and assigned to the assignee of this application, a processing surface of the wafer forms the floor of the inner containment chamber, which holds the processing fluid for processing the exposed wafer surface. Another example of a processing chamber in which the wafer forms the floor of the containment vessel is described in U.S. patent application entitled “Method and Apparatus for the Disposal of Processing Fluid Used to Deposit and/or Remove Material on a Substrate;” Ser. No. 09/118,362; filed Jul. 17, 1998; and also assigned to the assignee of this application.
In both examples, the processing fluid is an electrolyte for processing the wafer. The electrolyte is retained in the confined area bounded by the sidewalls and the wafer, which wafer forms the base or floor of the confined area. In order to achieve this confinement, the sidewalls (at least a portion of it) mate to the periphery (edge) of the wafer. Generally, once the wafer is placed upon a chuck, the chuck and the wafer are raised until the wafer edges mate to the bottom surface of the sidewalls of the containment vessel. A seal, such as an O-ring, is typically required to hold the fluid within the vessel and/or to protect electrodes, where electrodes are mated to the outer edge of the wafer.
In practice, the sidewall bottom surface contacting the wafer should be minimized to a narrow region at the edge of the wafer. Since this region of the wafer would not be processed for fabricating the integrated circuit devices, chip manufacturers typically want to limit the non-processing area as small as possible. Minimizing the edge waste area, requires a thin (or narrow) O-ring to contact the edge of the wafer to form a seal. However, thin O-rings are more susceptible to leakage and less fluid pressure can be applied on them.
In order to maintain tight seal integrity around the circumference of the wafer's edge where the sidewall joins the wafer surface, the mating boundary between the sidewall and the wafer's surface cannot exceed a given tolerance. Yet, due to misalignment, tolerance imperfections, pressure changes within the vessel, O-ring wear, as well as for other reasons, it is difficult to maintain tight seal integrity at the boundary. This is further complicated when a thin O-ring is used. Maintaining this degree of tolerance is difficult, if not impossible, to achieve using thin O-rings. The direct impingement of the processing fluid on the O-ring often causes the O-ring to deteriorate. Also, with thinner O-rings the seal integrity breakdown can occur at much lower pressure. The leakage of the fluid can adversely affect the performance of the system, since the fluid can contact the backside of the wafer itself and/or the electrodes contacting the edge of the wafer (if such electrodes are present).
These problems are caused by the difficulty in properly sealing the containment sleeve on to the wafer's surface. The problem is amplified when larger diameter wafers are being processed, since the contact area is over a larger circumference. Since the wafer is residing on a flat rigid surface of the chuck, the wafer is not flexible to adjust to any gap separation distance which exceeds the tolerance. Improper alignment of the wafer and/or the chuck can also cause a gap separation to widen.
Accordingly, what is needed is a scheme in which unwanted sidewall-wafer gap separation is reduced or prevented when semiconductor wafers are processed in a processing chamber, especially where the wafer forms the floor of the containment region.
SUMMARY OF THE INVENTION
A compliant wafer chuck for supporting a substrate. The chuck is comprised of a base having a rigid frame for forming a lower portion of a chuck and an upper body residing atop the base for having the substrate reside on its surface. The upper body is coupled flexibly to the base to allow the upper body to tilt relative to the base.
REFERENCES:
patent: 3826558 (1974-07-01), Rasberry et al.
patent: 4086870 (1978-05-01), Canavello et al.
patent: 5000827 (1991-03-01), Schuster et al.
patent: 5024746 (1991-06-01), Stierman et al.
patent: 5095848 (1992-03-01), Ikeno
patent: 5256274 (1993-10-01), Poris
patent: 5368711 (1994-11-01), Poris
patent: 5429733 (1995-07-01), Ishida
patent: 5437777 (1995-08-01), Kishi
patent: 5441629 (1995-08-01), Kosaki
patent: 5447615 (1995-09-01), Ishida
patent: 5516414 (1996-05-01), Glafenhein et al.
patent: 5830805 (1998-11-01), Shacham-Diamand et al.
patent: 5853559 (1998-12-01), Tamaki et al.
patent: 5885353 (1999-03-01), Strodbeck et al.
patent: 5891251 (1999-04-01), MacLeish et al.
patent: 6019164 (2000-02-01), Getchel et al.
patent: 2628886 (1997-07-01), None
Contolini, R., et al., A Coper Via Plug Process by Electrochemical Planarization, 1993 VMIC Conference—102/93/0470, Jun. 8-9, 1993, pp. 470-477.
Pai, Pei-Lin & Ting, Chiu, Copper as the Future Interconnection Material, 1989 VMIC Conference, TH-0259-2/89/0000-0258, Jun. 12-13, 1989, pp. 258-264.
Contolini, R., et al., Copper Electroplating Process for Sub-Half-Micron ULSI Structures, 1995 VMIC Conference—104/95/0322, Jun. 27-29, 1995, pp. 322-328.
Ting, Chiu H., et al., Recent Advances in Cu Metallization, 1996 VMIC Conference, 106/96/0481(c), Jun. 18-20, 1996, pp. 481-486.
Contolini, Robert J., et al., Electrochemical Planarization for Multilevel Metallization, J. Electrochem. Soc., vol. 141, No. 9, Sep. 1994, pp. 2503-2510.
EQUINOX—Single Substrate Processing System, A SEMITOOL Brochure, EQU025-4/94, pp. 1.8-8.8.
Blakely , Sokoloff, Taylor & Zafman LLP
Mattson Technology Inc.
Mutschler Brian L
Nguyen Nam
LandOfFree
Method of processing a wafer using a compliant wafer chuck does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of processing a wafer using a compliant wafer chuck, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of processing a wafer using a compliant wafer chuck will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3225710