Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2001-06-12
2004-05-18
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06738962
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates to integrated circuit devices, and more particularly to integrated circuit devices that include both programmable logic and microprocessor circuitry or capabilities.
Programmable logic integrated circuit devices are well known, as is shown, for example, by Jefferson et al. U.S. Pat. No. 6,215,326. Consideration is now being given to various ways of combining programmable logic circuitry, microprocessor-type circuitry, and possibly other types of circuitry on a single integrated circuit to provide even more powerful devices.
SUMMARY OF THE INVENTION
In one aspect of the present invention, an integrated circuit includes programmable logic circuitry and circuitry configured to initiate a connection between the integrated circuit and an external source of data for configuring the programmable logic circuitry. The circuitry that is in addition to the programmable logic circuitry may include processor circuitry, external signaling circuitry, non-volatile memory circuitry, re-writable memory circuitry, and interconnection bus circuitry. In addition to other possible uses, some or all of the circuitry on the integrated circuit that is in addition to the programmable logic circuitry is typically used to control at least some aspects of configuration of the programmable logic circuitry. The same may additionally or alternatively be true for subsequent reconfiguration of the programmable logic circuitry, assuming that the programmable logic circuitry is reconfigurable. The programmable logic circuitry itself may be used as a temporary communications port for allowing the integrated circuit to receive the data that will later be used to further configure or reconfigure the programmable logic circuitry.
In another aspect of the invention, methods of operating integrated circuits of the type described above are provided. In particular, the operating methods of the invention are for configuring and/or reconfiguring the programmable logic circuitry of the above-mentioned integrated circuits. For example, when the integrated circuit is started, the processor circuitry may be booted up and may then use the external signaling circuitry to bring in data for use in configuring the programmable logic circuitry. This configuration data may need buffering and/or other processing such as decompression and/or decryption. The processor circuitry may control such operations as temporarily storing the data in memory circuitry on the integrated circuit, decompressing and/or decrypting the data, and then using the data to configure the programmable logic circuitry. An initial configuration of the programmable logic circuitry may enable that circuitry to at least temporarily operate as more sophisticated external signaling circuitry, via which other configuration data can be brought into the integrated circuit. This other configuration data can then be used to further configure or reconfigure the programmable logic circuitry. Assuming that the programmable logic circuitry is reconfigurable, procedures similar to those described above can be used to reconfigure the programmable logic circuitry whenever desired.
REFERENCES:
patent: 5432719 (1995-07-01), Freeman et al.
patent: 5703759 (1997-12-01), Trimberger
patent: 5781756 (1998-07-01), Hung
patent: 5787007 (1998-07-01), Bauer
patent: 5949987 (1999-09-01), Curd et al.
patent: 6046603 (2000-04-01), New
patent: 6054871 (2000-04-01), New
patent: 6085317 (2000-07-01), Smith
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6307877 (2001-10-01), Philips et al.
patent: 6408432 (2002-06-01), Herrmann et al.
patent: 6628656 (2003-09-01), Raza
F. Zlotnick, et al., “A High Performance Fine-Grained Approach To SRAM Based FPGAs”,Wescon '93 Conference Record, Sep. 28-30, 1993, pp. 321-326.*
Jonathan Rose, et al., “Architecture Of Field-Programmable Gate Arrays”, Proceedings of The IEEE, vol. 81, No. 7, pp. 1014-1041, Jul. 1993.*
A. McKenzie et al., “A Versatile Application Bootload for Field Programmable SOC”, Technical Developments, Motorola, Inc., Schaumburg, IL, vol. 39, Sep. 1999, pp. 77-79.
R. May et al., “FPGA Configuration Data Manipulation”, Technical Developments, Motorola, Inc., Schaumburg, IL, vol. 39, Sep. 1999, p. 80.
Dickinson Mark
Flaherty Edward
Altera Corporation
Fish & Neave
Jackson Robert R.
Levin Naum
Siek Vuthe
LandOfFree
Configuration and/or reconfiguration of integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configuration and/or reconfiguration of integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configuration and/or reconfiguration of integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3213609