Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-06-23
2004-04-06
Booth, Richard A. (Department: 2812)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C438S258000, C257S500000
Reexamination Certificate
active
06717204
ABSTRACT:
The copending and commonly assigned patent application entitled “Methods for Manufacturing Semiconductor Devices Having a Non-Volatile Memory Transistor”, with Tomoyuki Furuhata and Atsushi Yamazaki listed as inventors, is hereby incorporated by reference in its entirety. The copending and commonly assigned patent application entitled “Non-Volatile Semiconductor Memory Devices”, with Tomoyuki Furuhata and Atsushi Yamazaki listed as inventors, is hereby incorporated by reference in its entirety. Japanese patent application no. 11-177146, filed Jun. 23, 1999, is hereby incorporated by reference in its entirety.
TECHNICAL FIELD
The present invention relates to semiconductor devices having a non-volatile memory transistor with a split-gate structure and includes a semiconductor device comprising a plurality of field effect transistors having different operation voltages.
BACKGROUND
In recent years, a mixed-mounting of various circuits has been utilized in view of various demands such as a shortened chip-interface delay, a lowered cost per circuit board, a lowered cost in design and development of a circuit board and the like. A mixed-mounting technology for mounting memory and logic has become one of the important technologies. However, such a mixed-mounting technology presents problems that result in complex processes and higher costs for manufacturing ICs.
SUMMARY
Certain embodiments relate to a semiconductor device comprising a memory region including a split-gate non-volatile memory transistor. The device also includes a first transistor region including a first voltage-type transistor that operates at a first voltage level, a second transistor region including a second voltage-type transistor that operates at a second voltage level, and a third transistor region including a third voltage-type transistor that operates at a third voltage level. The second voltage-type transistor includes a gate insulation layer formed from at least two insulation layers.
In one aspect of certain embodiments, the second voltage-type transistor described above includes a gate insulation layer that is formed in the same step in which a gate insulation layer of the first voltage-type transistor is formed.
In another aspect of certain embodiments, the third voltage-type transistor described above includes a gate insulation layer formed from at least three insulation layers. Additionally, the third voltage-type transistor may include an insulation layer that is formed in the same step in which the gate insulation layer of the first voltage-type transistor is formed.
In yet another aspect of certain embodiments, the non-volatile memory transistor described above may include a source, a drain, a gate insulation layer, a floating gate, an intermediate insulation layer adapted to function as a tunnel insulation layer, and a control gate. The intermediate insulation layer may be formed from at least three insulation layers, with the first and second outermost layers of the three insulation layers, respectively, contacting the floating gate and the control gate. The first and second outermost layers may also be composed of insulation layers that are formed by a thermal oxidation method.
Still other embodiments related to an embedded semiconductor device, the embedded semiconductor device a plurality of semiconductor devices selected from the group consisting of a flash-memory, an SRAM memory, a RISC, an analog circuit, and an interface circuit. The plurality of semiconductor devices are embedded in an SOG. At least one of the semiconductor devices comprises a structure including a memory region including a split-gate non-volatile memory transistor and three transistor regions. The first transistor region includes a first voltage-type transistor that operates at a first voltage level. The second transistor region includes a second voltage-type transistor that operates at a second voltage level that is greater than the first voltage level. The third transistor region includes a third voltage-type transistor that operates at a third voltage level that is greater than the second voltage level. The second voltage-type transistor includes a gate insulation layer formed from at least two insulation layers.
REFERENCES:
patent: 4651406 (1987-03-01), Shimizu et al.
patent: 5045488 (1991-09-01), Yeh
patent: 5108941 (1992-04-01), Paterson et al.
patent: 5153143 (1992-10-01), Schlais et al.
patent: 5242848 (1993-09-01), Yeh
patent: 5278087 (1994-01-01), Jenq
patent: 5309371 (1994-05-01), Shikata et al.
patent: 5378919 (1995-01-01), Ochiai
patent: 5379253 (1995-01-01), Bergemont
patent: 5557122 (1996-09-01), Shrivastava et al.
patent: 5572054 (1996-11-01), Wang et al.
patent: 5604150 (1997-02-01), Mehrad
patent: 5650344 (1997-07-01), Ito et al.
patent: 5652450 (1997-07-01), Hirano
patent: 5654577 (1997-08-01), Nakamura et al.
patent: 5674762 (1997-10-01), See et al.
patent: 5677867 (1997-10-01), Hazani
patent: 5687118 (1997-11-01), Chang
patent: 5712178 (1998-01-01), Cho et al.
patent: 5748536 (1998-05-01), Kwon et al.
patent: 5907172 (1999-05-01), Sheu
patent: 5908311 (1999-06-01), Chi et al.
patent: 5914514 (1999-06-01), Dejenfelt et al.
patent: 5939749 (1999-08-01), Taketa et al.
patent: 5969383 (1999-10-01), Chang et al.
patent: 6004847 (1999-12-01), Clementi et al.
patent: 6015984 (2000-01-01), Leu
patent: 6017795 (2000-01-01), Hsieh et al.
patent: 6043123 (2000-03-01), Wang et al.
patent: 6090656 (2000-07-01), Randazzo
patent: 6103573 (2000-08-01), Harari et al.
patent: 6144064 (2000-11-01), Cho et al.
patent: 6157060 (2000-12-01), Kerber
patent: 6184093 (2001-02-01), Sung
patent: 6194269 (2001-02-01), Sung et al.
patent: 6242773 (2001-06-01), Thomas
patent: 3-219496 (1991-09-01), None
patent: 7-142617 (1995-06-01), None
patent: 7-147336 (1995-06-01), None
patent: 9-321156 (1997-12-01), None
patent: 9-321157 (1997-12-01), None
patent: 11-074389 (1999-03-01), None
patent: 2000-188344 (2000-07-01), None
U.S. Ser. No. 09/602,535 (filed Jun. 23, 2000).
U.S. Ser. No. 09/602,766 (filed Jun. 23, 2000).
U.S. Ser. No. 09/599,477 (filed Jun. 23, 2000).
U.S. Ser. No. 09/663,258 (filed Sep. 15, 2000) and pending claims.
Furuhata Tomoyuki
Yamazaki Atsushi
Booth Richard A.
Konrad Raynes & Victor LLP
Raynes Alan S.
Seiko Epson Corporation
LandOfFree
Semiconductor devices having a non-volatile memory transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor devices having a non-volatile memory transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor devices having a non-volatile memory transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3208963