Multiple size memories in a programmable logic device

Details Multiple size memories in a programmable logic device Multiple size memories in a programmable logic device

2002-05-06

2004-04-13

Tran, Anh (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S041000, C326S040000

Reexamination Certificate

active

06720796

ABSTRACT:

BACKGROUND
1. Field of the Invention
The present invention generally relates to programmable logic devices, and more particularly to programmable logic devices with embedded memory blocks.
2. Description of the Related Art
Programmable memory devices (PLDs) typically have one standard size of embedded memory block. When a block of memory greater than the standard size is desired, these standard sized memory blocks are chained together. However, this can decrease the speed with which the memory can be accessed. When a block of memory less than the standard size is desired, a portion of the standard sized memory block is unused, this is an inefficient use of silicon area.
In some PLDs, look-up-tables may be used as “distributed memory.” In these PLDs, the logic elements of the PLD are used as memory rather than having distinct blocks of memory. One disadvantage to using logic elements as memory is that they can be slower than dedicated memory blocks. Additionally, the use of logic elements as memory reduces the logic capacity of the device.
SUMMARY
The present invention relates to a programmable logic device (PLD) with memory blocks. In one embodiment, the PLD includes a first memory block and at least a second memory block, where the two memory blocks have different memory sizes.


REFERENCES:
patent: 4203159 (1980-05-01), Wanlass
patent: 4293783 (1981-10-01), Patil
patent: 4642487 (1987-02-01), Carter
patent: 4706216 (1987-11-01), Carter
patent: 4758985 (1988-07-01), Carter
patent: 4783606 (1988-11-01), Goetting
patent: 4818902 (1989-04-01), Brockmann
patent: 4825414 (1989-04-01), Kawata
patent: 4831591 (1989-05-01), Imazeki et al.
patent: 4835418 (1989-05-01), Hsieh
patent: 4855958 (1989-08-01), Ikeda
patent: 4870302 (1989-09-01), Freeman
patent: 4963770 (1990-10-01), Keida
patent: 4975601 (1990-12-01), Steele
patent: 5042004 (1991-08-01), Agrawal et al.
patent: 5073729 (1991-12-01), Greene et al.
patent: 5089993 (1992-02-01), Neal et al.
patent: 5099150 (1992-03-01), Steele
patent: 5122685 (1992-06-01), Chan et al.
patent: 5128559 (1992-07-01), Steele
patent: 5144582 (1992-09-01), Steele
patent: 5191243 (1993-03-01), Shen et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5212652 (1993-05-01), Agrawal et al.
patent: RE34444 (1993-11-01), Kaplinsky
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5313119 (1994-05-01), Cooke et al.
patent: 5315178 (1994-05-01), Snider
patent: 5329460 (1994-07-01), Agrawal et al.
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5352940 (1994-10-01), Watson
patent: 5408434 (1995-04-01), Stansfield
patent: 5414377 (1995-05-01), Freidin
patent: 5426378 (1995-06-01), Ong
patent: 5436575 (1995-07-01), Pedersen et al.
patent: 5504875 (1996-04-01), Mills et al.
patent: 5506517 (1996-04-01), Tsui et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5559450 (1996-09-01), Ngai et al.
patent: 5566123 (1996-10-01), Freidin et al.
patent: 5668771 (1997-09-01), Cliff et al.
patent: 5705938 (1998-01-01), Kean
patent: 5717901 (1998-02-01), Sung et al.
patent: 5744980 (1998-04-01), McGowan et al.
patent: 5777489 (1998-07-01), Barbier et al.
patent: 5801547 (1998-09-01), Kean
patent: 5809281 (1998-09-01), Steele et al.
patent: 5835405 (1998-11-01), Tsui et al.
patent: 5991850 (1999-11-01), Ryan
patent: 6150839 (2000-11-01), New et al.
patent: 0 081 917 (1983-06-01), None
patent: 0 340 890 (1989-11-01), None
patent: 0 340 891 (1989-11-01), None
patent: 0 410 759 (1991-01-01), None
patent: 0 415 542 (1991-03-01), None
patent: 0 420 389 (1991-04-01), None
patent: 0 426 283 (1991-05-01), None
patent: 0 450 811 (1991-10-01), None
patent: 0 461 798 (1991-12-01), None
patent: 0 507 507 (1992-10-01), None
patent: 0 530 985 (1993-03-01), None
patent: 0 569 137 (1993-11-01), None
patent: 0 746 102 (1996-12-01), None
patent: 2 202 355 (1988-09-01), None
patent: 01 091 525 (1989-04-01), None
patent: 01 091 526 (1989-04-01), None
patent: WO 90/04233 (1990-04-01), None
patent: WO 92/17001 (1992-10-01), None
patent: WO 94/10754 (1994-05-01), None
patent: WO 95/16993 (1995-06-01), None
Dave Bursky, Shrik systems with one-chip decoder, EPROM, and RAM, Jul. 28, 1988, p. 91.*
Altera 1996 Data Book, “FLEX 10K Embedded Programmable Logic Family,” Jun. 1996, pp. 29-90.
Altera 1999 Device Data Book, “APEX 20K Programmable Logic Device Family,” May 1999, pp. 23-88.
“AT&T's Orthogonal ORCA Targets the FPGA Future,” 8029 Electronic Engineering, 64, No. 786, Jun. 1992, pp. 9-10.
AT&T Microelectronics Data Sheet, “Optimized Reconfigurable Cell Array (ORCA) Series Field-Programmable Gate Arrays,” Mar. 1994, pp. 1-100.
AT&T Microelectronics Preliminary Data Sheet, “Optimized Reconfigurable Cell Array (ORCA) 2C Series Field-Programmable Gate Arrays,” Apr. 1994,. 1-104.
Bennett, P.S. et al., “BiMOS Technology in Gate Arrays with Configurable RAM,” Proc. of 7th International Conf. on Custom and Semicustom ICs, Nov. 3-5, 1987, London, U.K., pp. 54/1-7.
Brinkman, “Evolution of the Logic Cell Array,” Elektronica, vol. 38, No. 17, Sep. 7, 1990, pp. 43-53.
Britton, et al., “Optimized Reconfigurable Cell Array Architecture for High-Performance Field Programmable Gate Arrays,” in IEEE 1993 Custom Integrated Circuits Conference.
Brown, S. et al., “FPGA and CPLD Architectures: A Tutorial,” IEEE Design & Test of Computers, vol. 13, No. 2, Jun. 1, 1996, pp. 42-57.
Bursky, Dave, “Shrink Systems with One-Chip Decoder, EPROM, and RAM,” Electronic Design, Jul. 28,1988, pp. 91-94.
Bursky, “Combination RAM/PLD Opens New Application Options,” Electronic Design, May 23, 1991, pp. 138-140.
Bursky, Dave, “FPGA Advances Cut Delays, Add Flexibility,” 2328 Electronic Design, 40, No. 20, Oct. 1, 1992, pp. 35-43.
Bursky, Dave, “Denser, Faster FPGAs Vie for Gate-Array Applications,” 2328 Electronic Design, 41, No. 11, May 27, 1993, pp. 55-75.
Casselman, “Virtual Computing and The Virtual Computer,” IEEE, Jul. 1993, p. 43.
Cliff, et al., “A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device,” in IEEE 1993 Custom Integrated Circuits Conference. pp. 3.1-3.5.
Conner, “PLD Architectures Require Scrutiny,” in Electrical Digest News, Sep. 29, 1989.
Furtek, Frederick et al. “Labyrinth: A Homogenous Computational Medium,” in IEEE 1990 Custom Integrated Circuits Conference: 31.1.1-31.1.4.
Hallau, “More Than Mere Gate Logic,” in Electronik, vol. 40, No. 15, Jul. 23, 1991, pp. 95-99.
Hsieh et al., “Third Generation Architecture Boosts Speed and Density of Field Programmable Gate Arrays,” Proc. of IEEE CICC Conf., May 1990, pp. 31.2.1 to 31.2.7.
Intel Preliminary Datasheet, “iFX780: 10ns FLEXlogic FPGA with SRAM Option,” Nov. 1993, pp. 2-24 to 2-46.
Kautz, “Cellular Logic in Memory Arrays,” IEEE Trans. on Computers, vol. C-18, No. 8, Aug. 1969, pp. 719-727.
Kawana, Keiichi et al., “An Efficient Logic Block Interconnect Architecture for User-Reprogrammable Gate Array,” IEEE 1990 Custom Integrated Circuits Conf., May 1990, CH2860-5/90/0000-0164, pp. 31.3.1 to 31.3.4.
Landry, Steve, “Application -Specific ICs, Relying on RAM, Implement Almost Any Logic Function,” Electronic Design, Oct. 31, 1985, pp. 123-130.
Larsson, T, “Programmable Logic Circuits: The Luxury Alternatives are Coming Soon,” Elteknik-med-Aktuell Electronik, No. 4, Feb. 25-Mar. 9, 1988, pp. 37-38, (with English abstract).
Ling, X.-P. and H. Amano, “WASMII: A Data Driven Computer on a Virtual Hardware,” Proc. of IEEE Field Prog. Custom Computing Machines Conf., Napa, California, Apr. 1993, pp. 33-42.
Manning, Frank B. “An Approach to Highly Integrated Computer Maintained Cellular Arrays,” IEEE Trans. on Computers, vol. C-26, No. 6, Jun. 1977, pp. 536-552.
Marple, “An MPGA Compatible FPGA Architecture,” in IEEE 1992 Custom Integrated Circuits Conference.
Masumoto, Rodney T., “Configurable On-Chip RAM Incorporated into High Speed Logic Array,” IEEE Custom Integrated Circuits Conference, Jun. 1985, CH2157-6/85/0000-0240, pp. 240-243.
Miyahara, et al., “A Composite CMOS Gate Array with 4K RAM and 128K ROM,” in Proceeding of the IEE

Affiliated with

Also associated with

Rating

Multiple size memories in a programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple size memories in a programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple size memories in a programmable logic device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3201731