Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2002-11-08
2004-09-07
Thompson, Craig A. (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S212000
Reexamination Certificate
active
06787439
ABSTRACT:
TECHNICAL FIELD
The present invention relates to semiconductor devices and methods of manufacturing semiconductor devices. The present invention has particular applicability to double-gate devices.
BACKGROUND ART
The escalating requirements for high density and performance associated with ultra large scale integration semiconductor devices require design features, such as gate lengths, below 100 nanometers (nm), high reliability and increased manufacturing throughput. The reduction of design features below 100 nm challenges the limitations of conventional methodology.
For example, when the gate length of conventional planar metal oxide semiconductor field effect transistors (MOSFETs) is scaled below 100 nm, problems associated with short channel effects, such as excessive leakage between the source and drain, become increasingly difficult to overcome. In addition, mobility degradation and a number of process issues also make it difficult to scale conventional MOSFETs to include increasingly smaller device features. New device structures are therefore being explored to improve FET performance and allow further device scaling.
Double-gate MOSFETs represent new structures that have been considered as candidates for succeeding existing planar MOSFETs. In several respects, the double-gate MOSFETs offer better characteristics than the conventional bulk silicon MOSFETs. These improvements arise because the double-gate MOSFET has a gate electrode on both sides of the channel, rather than only on one side as in conventional MOSFETs. When there are two gates, the electric field generated by the drain is better screened from the source end of the channel. Also, two gates can control roughly twice as much current as a single gate, resulting in a stronger switching signal.
A FinFET is a recent double-gate structure that exhibits good short channel behavior. A FinFET includes a channel formed in a vertical fin. The FinFET structure may be fabricated using layout and process techniques similar to those used for conventional planar MOSFETs.
DISCLOSURE OF THE INVENTION
Implementations consistent with the present invention provide a method of forming a FinFET device that improves a critical dimension (CD) of the gate. The gate material may be planarized before gate patterning. In addition, an antireflective coating may be formed on the planarized gate material.
Additional advantages and other features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The advantages and features of the invention may be realized and obtained as particularly pointed out in the appended claims.
According to the present invention, the foregoing and other advantages are achieved in part by a method of manufacturing a semiconductor device that includes forming a fin structure on an insulator. The fin structure may include side surfaces and a top surface. The method may also include depositing a gate material over the fin structure and planarizing the deposited gate material. An antireflective coating may be deposited on the planarized gate material, and a gate structure may be formed out of the planarized gate material using the antireflective coating.
According to another aspect of the invention, a method of manufacturing a semiconductor device may include forming a fin structure on an insulator and depositing polysilicon over the fin structure. The method may also include polishing the polysilicon to obtain a planar top surface and depositing an antireflective layer on the planar top surface of the polysilicon. A gate structure may be formed out of the polysilicon using the antireflective layer.
According to a further aspect of the invention, a method of manufacturing a semiconductor device may include forming a fin structure on an insulator and depositing polysilicon over the fin structure. The method may also include polishing the polysilicon to obtain a planar top surface and depositing an antireflective coating on the planar top surface of the polysilicon. The method may further include depositing a photoresist layer over the antireflective coating and patterning the photoresist layer to define a gate structure. The polysilicon may be etched from around the defined gate structure.
Other advantages and features of the present invention will become readily apparent to those skilled in this art from the following detailed description. The embodiments shown and described provide illustration of the best mode contemplated for carrying out the invention. The invention is capable of modifications in various obvious respects, all without departing from the invention. Accordingly, the drawings are to be regarded as illustrative in nature, and not as restrictive.
REFERENCES:
patent: 5315143 (1994-05-01), Tsuji
patent: 6013570 (2000-01-01), Yu et al.
patent: 6391782 (2002-05-01), Yu
patent: 6396108 (2002-05-01), Krivokapic et al.
patent: 6475869 (2002-11-01), Yu
patent: 2002/0171107 (2002-11-01), Cheng et al.
Digh Hisamoto et al., “FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20nm,” IEEE Transactions on Electron Devices, vol. 47, No. 12, Dec. 2000, pp. 2320-2325.
Yang-Kyu Choi et al., “Sub-20nm CMOS FinFET Technologies,” 2001 IEEE, IEDM, pp. 421-424.
Xuejue Huang et al., “Sub-50 nm P-Channel FinFET,” IEEE Transactions on Electron Devices, vol. 48, No. 5, May 2001, pp. 880-886.
Xuejue Huang et al., “Sub 50-nm FinFET: PMOS,” 1999 IEEE, IEDM, pp. 67-70.
Yang-Kyu Choi et al., “Nanoscale CMOS Spacer FinFET for the Terabit Era,” IEEE Electron Device Letters, vol. 23, No. 1, Jan. 2002, pp. 25-27.
Ahmed Shibly S.
Tabery Cyrus E.
Wang Haihong
Yu Bin
Advanced Micro Devices , Inc.
Harrity & Snyder LLP
Thompson Craig A.
LandOfFree
Method using planarizing gate material to improve gate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method using planarizing gate material to improve gate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method using planarizing gate material to improve gate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3190555