Semiconductor memory circuitry including die sites sized for...

Details Semiconductor memory circuitry including die sites sized for... Semiconductor memory circuitry including die sites sized for...

2001-07-26

2004-03-09

Fahmy, Wael (Department: 2814)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C029S827000

Reexamination Certificate

active

06703656

ABSTRACT:

BACKGROUND
1. Field of the Invention
This invention relates to semiconductor memory fabrication at the 256M, 64M, 16M and 4M integration levels.
2. State of the Art
High-density integrated circuitry is principally fabricated from semiconductor wafers. Upon fabrication completion, a wafer contains a plurality of identical discrete die areas which are ultimately cut from the wafer to form individual chips. Die areas or cut dice are tested for operability, with good dice being assembled into separate encapsulating packages which are used in end products or systems.
One type of integrated circuitry comprises memory. The basic unit of semiconductor memory is the memory cell. Capable of storing a single bit of information, the memory cell has steadily shrunk in size to enable more and more cells per area of a semiconductor substrate or wafer. Such enables integrated memory circuitry to be more compact, as well as faster in operation.
Examples of semiconductor memories include ROMs, RAMs, PROMs, EPROMs and EEPROMs. Some emphasize compactness and economy over speed. Others focus on lightning-fast operation. Some store data indefinitely, while others are so temporary they must be refreshed hundreds of time every second. The smallest memory cell comprises the single transistor and single capacitor of a dynamic random access memory (DRAM).
One industry-accepted manner of classifying a memory chip is by the number of final functional and operably addressable memory cells which are contained on a single chip. To maximize density, individual cells are arranged in multiple repeating memory arrays. DRAM fabrication has progressed to the point where millions of functional and operably addressable memory cells can be included in a single chip. Maximizing density of single transistor and other memory cells is a continuing goal in semiconductor memory fabrication.
With each new fabricating generation, the number of memory cells per die has historically increased by a factor of four. For example, what is commonly referred to as the 256K generation (262,144 addressable DRAM cells per chip) led to the 1M generation (1,048,576 addressable DRAM cells per chip). The 1M generation led next to the 4M generation (4,194,304 addressable DRAM cells per chip). The 4M generation led to the 16M generation (16,777,216 addressable DRAM cells per chip), which next led to the 64M generation (67,108,864 addressable DRAM cells per chip). The industry is presently working on the next factor of four generation, referred to as 256M (268,435,456 DRAM cells per chip), which has a memory cell pitch of 0.6 micron. Historically, with each generation, the number of addressable memory cells per chip increases exactly by a factor of four with an attendant increase in chip area. However, the increase in chip area has not been directly proportional to the increase in cells due to improved processing techniques which enable the individual memory cell size to be shrunk and thereby density to increase. Nevertheless, each next generation puts four times the number of memory cells from the previous generation on a single chip.


REFERENCES:
patent: 3725842 (1973-04-01), Feldberg
patent: 4956307 (1990-09-01), Pollack et al.
patent: 5006909 (1991-04-01), Kosa
patent: 5013680 (1991-05-01), Lowrey et al.
patent: 5055898 (1991-10-01), Beilstein, Jr. et al.
patent: 5107459 (1992-04-01), Chu et al.
patent: 5128737 (1992-07-01), van der Have
patent: 5287000 (1994-02-01), Takahashi et al.
patent: 5326715 (1994-07-01), Jang et al.
patent: 5360753 (1994-11-01), Park et al.
patent: 5396450 (1995-03-01), Takashima et al.
patent: 5407534 (1995-04-01), Thakur
patent: 5555212 (1996-09-01), Toshiaki et al.
patent: 5555519 (1996-09-01), Takashima et al.
patent: 5610418 (1997-03-01), Eimori
patent: 5629230 (1997-05-01), Fazan et al.
patent: 5654577 (1997-08-01), Nakamura et al.
patent: 5770500 (1998-06-01), Batra et al.
patent: 5838038 (1998-11-01), Takashima et al.
patent: 5864181 (1999-01-01), Keeth
patent: 5866453 (1999-02-01), Prall et al.
patent: 6043562 (2000-03-01), Keeth
patent: 6084307 (2000-07-01), Keeth
patent: 6222275 (2001-04-01), Keeth
patent: 6243311 (2001-06-01), Keeth
patent: 6288421 (2001-09-01), Keeth et al.
patent: 6392303 (2002-05-01), Keeth
patent: 6429529 (2002-08-01), Keeth
Kitsukawa, Goro et al., “256-Mb DRAM Circuit Technologies For File Applications”, IEEE Journal of Solid-State Circuits, vol. 28, No. 11, Nov. 1993, pp. 1105-1113.
Tadahiko, Sugibayash et al., “A 30-ns 256-MbDRAM With A Multidivided Array Structure”, IEEE Journal of Solid-State Circuits, vol. 28, No. 11, Nov. 1993, pp. 1092-1098.
Anthony Denboer, “Inside Today's Leading Edge Microprocessors,” Semiconductor International, Feb. 1994.
European Search Report completed Feb. 26, 2003 for European Application No. EP 03,001,319.
Watanabe, S., et al., “A Novel Circuit Technology with Surrounding gate Transistors (SGTs) For Ultra High Density DRAM'S,” IEEE Journal of Solid-State Circuits, vol. 30, No. 9, Sep. 1, 1995, IEEE Inc., New York, NY, pp. 960-970.
Sunouchi, K., et al., “A Surrounding Gate Transistor (SGT) cell for 64/256 Mbit DRAMs,” EEDM 89-23, 1989, IEEE Inc., New York, NY, pp. 2.1.1-2.1.4.
Hamamoto, T., et al., “NAND-Structured Trench Capacitor Cell Technologies for 256MB DRAM and Beyond,” IEICE Transactions on Electronics, Institute of Electronics Information and Comm. Eng. Tokyo, JP, vol. E78-C, NR. 7, July 1995, pp. 789-796.
Asakura, M., “An Experimental 256-Mb DRAM with Boosted Sense-Ground Scheme,” IEEE Journal of Solid-State Circuits, vol. 29, No. 11, Nov. 1994, IEEE, Inc., New York, NY, pp. 1303-1309.
Eimori et. al., “A Newly Designed Planar Stacked Capacitor Cell with High Dielectric Constant Film for 256Mbit DRAM,” IEDM 1993 pp. 26.3.1-4.

Affiliated with

Also associated with

Rating

Semiconductor memory circuitry including die sites sized for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory circuitry including die sites sized for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory circuitry including die sites sized for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3185815