Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2002-05-24
2003-12-02
Le, Dung (Department: 2818)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S108000, C438S109000
Reexamination Certificate
active
06656767
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to packaged integrated circuit devices. More specifically, the present invention relates to an interconnected stack of packaged memory devices and the method of forming a stack of interconnected packaged memory devices.
2. State of the Art
High performance, low cost, increased miniaturization of components, and greater packaging density of integrated circuit semiconductor devices (ICs) have long been the goals of the computer industry. Greater integrated circuit semiconductor device package density for a given level of component and internal conductor density is primarily limited by the space available for die mounting and packaging. For lead frame mounted dice, this limitation is, to a great extent, a result of lead frame design.
In a conventional lead frame design, the lead frame includes a plurality of leads having their ends terminating adjacent a side or edge of an integrated circuit semiconductor device supported by the die paddle portion of the lead frame. Electrical connections are made by means of wire bonds extending between the leads of the lead frame and the bond pads located on the active surface of the integrated circuit semiconductor device. Subsequent to the wire bonding operation, portions of the leads of the lead frame and the integrated circuit semiconductor device are encapsulated in suitable plastic material to form a packaged semiconductor device. The leads and lead frame are then trimmed and formed to the desired configuration after the packaging of the semiconductor device in the encapsulant material.
In a Leads-Over-Chip (LOC) type lead frame configuration for an integrated circuit semiconductor (IC) device, the leads of the lead frame extend over the active surface of the semiconductor device being insulated therefrom by tape which is adhesively bonded to the semiconductor device and the leads of the lead frame. Electrical connections are made between the leads of the lead frame and bond pads on the active surface of the semiconductor device by way of wire bonds extending therebetween. After wire bonding, the leads of the LOC lead frame and the semiconductor device are encapsulated in suitable plastic to encapsulate the semiconductor device and portions of the leads. Subsequently, the leads are trimmed and formed to the desired configuration to complete the packaged semiconductor device.
With ever-increasing demands for miniaturization and higher operating speeds, multichip module systems (MCMs) have become increasingly attractive in a variety of applications. Generally, MCMs may be designed to include more than one type of semiconductor device within a single package, or may include multiples of the same type of semiconductor device, such as the single-in-line memory module (SIMM) or dual-in-line memory module (DIMM).
MCMs typically comprise a planar printed circuit board (PCB) or other semiconductor carrier substrate to which a plurality of semiconductor devices is attached. Laminated substrates, such as FR-4 boards, are included in the term PCB as used herein, as are ceramic and silicon substrates, although the latter constructions are at this time less common as MCM carrier substrates. The semiconductor devices are typically wire bonded, TAB-connected or flip-chip bonded (by an array of solder or other conductive bumps or conductive epoxies) to the PCB. An MCM configuration typically allows semiconductor devices to be bonded to one side only of the carrier substrate. Moreover, for semiconductor devices that are wire bonded to the PCB, the bond wires extend from the top surface of each semiconductor device mounted on one side of the PCB by its back side to the plane of the PCB surface on the back side, requiring longer wires to be used to connect the semiconductor devices to the PCB traces than if the active surface of the semiconductor device were closer to the PCB surface. This often leads to undesirable parasitic electrical characteristics. Also, mounting the semiconductor devices on a substrate to be subsequently mounted on the PCB uses valuable area of the PCB which may be used for other purposes. Additionally, the plurality of wires used to connect the semiconductor devices to the substrate of the MCM affects the speed at which the MCM responds when connected to the PCB.
In many instances, PCBs (such as those used in computers) have fixed size requirements, thereby making space on the PCB scarce. Therefore, a need exists for a high density, minimal volume configuration, and high response rate series of interconnected semiconductor devices for use in conjunction with a PCB.
BRIEF SUMMARY OF THE INVENTION
An integrated circuit semiconductor device stack includes a stack of packaged integrated circuit semiconductor devices (ICs) supported by a board or other support surface. One or more multiconductor insulating assemblies provide an interface between terminals of the ICs and external circuitry. One embodiment of the multiconductor insulating assembly includes tape (such as Kapton™ tape) on which conductors are applied. One surface of the tape is preferably adhesive so as to stick to the ICs. When properly aligned, the conductors make contact with the terminals of the ICs and with a multiconductor port. There may be multiple layers of conductors where different terminals of individual ICs aligned in a stack are to receive different signals. Another embodiment of the multiconductor insulating assembly includes an epoxy onto which conductors are applied. In yet another embodiment, multiconductor insulating assembly tape is sandwiched between ICs. Contact pads on the tape are aligned with bonding pads on the ICs. In yet another embodiment of the multiconductor insulating assembly, multiple conductors are extruded and cut to form the desired multiconductor assembly which is subsequently adhesively bonded to the ICs with the conductors in contact with the bonding pads on the ICs.
REFERENCES:
patent: 4992849 (1991-02-01), Corbett et al.
patent: 4992850 (1991-02-01), Corbett et al.
patent: 4996587 (1991-02-01), Hinrichsmeyer et al.
patent: 5107328 (1992-04-01), Kinsman
patent: 5137836 (1992-08-01), Lam
patent: 5155067 (1992-10-01), Wood et al.
patent: 5239198 (1993-08-01), Lin et al.
patent: 5239747 (1993-08-01), Ewers
patent: 5255156 (1993-10-01), Chang
patent: 5323060 (1994-06-01), Fogal et al.
patent: 5343075 (1994-08-01), Nishino
patent: 5378981 (1995-01-01), Higgins, III
patent: 5418687 (1995-05-01), Chen
patent: 5420751 (1995-05-01), Burns
patent: 5424652 (1995-06-01), Hembree et al.
patent: 5448165 (1995-09-01), Hodge et al.
patent: 5461544 (1995-10-01), Ewers
patent: 5465470 (1995-11-01), Vongfuangfoo et al.
patent: 5468655 (1995-11-01), Greer
patent: 5475317 (1995-12-01), Smith
patent: 5477082 (1995-12-01), Buckley, III et al.
patent: 5480840 (1996-01-01), Barnes et al.
patent: 5484959 (1996-01-01), Burns
patent: 5495398 (1996-02-01), Takiar et al.
patent: 5514907 (1996-05-01), Moshayedi
patent: 5535101 (1996-07-01), Miles et al.
patent: 5592019 (1997-01-01), Ueda et al.
patent: 5600183 (1997-02-01), Gates, Jr.
patent: 5602420 (1997-02-01), Ogata et al.
patent: 5604377 (1997-02-01), Palagonia
patent: 5637912 (1997-06-01), Cockerill et al.
patent: 5661087 (1997-08-01), Pedersen et al.
patent: 5677569 (1997-10-01), Choi et al.
patent: 5790380 (1998-08-01), Frankeny
patent: 5863813 (1999-01-01), Dando
patent: 5933712 (1999-08-01), Bernhardt et al.
patent: 5940277 (1999-08-01), Farnworth et al.
patent: 5943213 (1999-08-01), Sasov
patent: 5986886 (1999-11-01), Saov
patent: 6049123 (2000-04-01), Burns
patent: 6087718 (2000-07-01), Cho
patent: 6153929 (2000-11-01), Moden et al.
patent: 6207474 (2001-03-01), King et al.
patent: 6383840 (2002-05-01), Hashimoto
patent: 6404662 (2002-06-01), Cady et al.
Brooks Jerry M.
King Jerrold L.
Le Dung
TraskBritt
LandOfFree
Method of forming a stack of packaged memory dice does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a stack of packaged memory dice, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a stack of packaged memory dice will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3181169