Memory device with fixed length non interruptible burst

Details Memory device with fixed length non interruptible burst Memory device with fixed length non interruptible burst

2000-02-14

2003-11-18

Sparks, Donald (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S105000, C711S167000, C711S169000, C710S035000, C365S233100, C365S238500

Reexamination Certificate

active

06651134

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to memory devices generally and, more particularly, to a memory device that transfers a fixed number of words of data with each access.
BACKGROUND OF THE INVENTION
A synchronous Static Random Access Memory (SRAM) can provide data from multiple address locations using a single address. Accessing multiple locations in response to a single address is called a burst mode access. A memory device that provides a burst mode can reduce activity on the address and control buses. The burst mode of a conventional synchronous SRAM can be started and stopped in response to a control signal.
A conventional Dynamic Random Access Memory (DRAM) preserves data during periodic absences of power by implementing a memory cell as a capacitor and an access transistor. Since the charge on the capacitor will slowly leak away, the cells need to be “refreshed” once every few milliseconds. Depending on the frequency of accesses, a conventional DRAM can need an interrupt to perform data refreshes. Using a DRAM in a burst application is difficult because of the need to refresh. Completely hiding refresh cycles (e.g., refreshing data without the need for interrupts) in a DRAM cannot happen with conventional memory devices due to architecture choices that have been made. Data word bursts can be interrupted while in progress since conventional architectures support both burst and single access modes. Conventional DRAM access takes about 10 ns to get data, but nearly 20 ns to complete writeback and equalization. The addition of another 20 ns for a refresh results in a total access of 40 ns.
Since the data burst transfers of conventional memories can be interrupted and single accesses made, the amount of time that the data, address and control busses are not in use can vary. The variability of bus availability complicates the design of systems with shared data, address and control busses.
It would be desirable to have a memory device that has a fixed burst length.
SUMMARY OF THE INVENTION
The present invention concerns an integrated circuit comprising a memory and a logic circuit. The memory may comprise a plurality of storage elements each configured to read and write data in response to an internal address signal. The logic circuit may be configured to generate a predetermined number of the internal address signals in response to (i) an external address signal, (ii) a clock signal and (iii) one or more control signals. The generation of the predetermined number of internal address signals may be non-interruptible.
The objects, features and advantages of the present invention include providing a fixed burst memory that may (i) give network customers who typically burst large data lengths the ability to set a fixed burst length that suits particular needs; (ii) have non-interruptible bursts; (iii) free up the address bus and control bus for a number of cycles; (iv) provide programmability for setting the burst length by using DC levels [Vss or Vcc] on external pins; (v) hide required DRAM refreshes inside a known fixed burst length of data words; and/or (vi) operate at higher frequencies without needing interrupts to perform refreshes of data.


REFERENCES:
patent: 5651138 (1997-07-01), Le et al.
patent: 5729504 (1998-03-01), Cowles
patent: 5805928 (1998-09-01), Lee
patent: 5936975 (1999-08-01), Okamura
patent: 5966724 (1999-10-01), Ryan
patent: 6085261 (2000-07-01), McIntyre, Jr. et al.
patent: 6289138 (2001-09-01), Yip et al.
Understanding Burst Modes in Synchronous SRAMs, Cypress Semiconductor Corp., Jun. 30, 1999.

Affiliated with

Also associated with

Rating

Memory device with fixed length non interruptible burst does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device with fixed length non interruptible burst, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device with fixed length non interruptible burst will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3180561