Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2000-12-21
2003-11-18
Dildine, R. Stephen (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S752000, C714S774000, C714S779000, C714S784000, C375S261000
Reexamination Certificate
active
06651210
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention applies to the field of digital communications systems and, in particular, to flexible bit-rate encoding systems for multi-ary modulation systems.
2. Description of the Prior Art
Presently in transmitting and receiving digital data across noisy channels, it is difficult to find a suitable compromise between adequate bandwidth efficiency and adequate recoverability of the transmitted signal. With high date rates, a signal may not accurately be received, demodulated and recovered. With more modest data rates, the efficiency of the system is reduced. In order to provide a robust communications link, the data rate must be limited. However, in a changing channel, this limit will also change, so that a system that accommodates only a single data rate can not always employ the optimal data rate under the circumstances.
In some systems, it is possible to vary the bit rate, or symbol rate of signal transmissions, however this often complicates the hardware and software required to implement the system. Other systems permit the modulation scheme to be changed but at still greater cost. The present invention allows the transmitted bit rate to be changed as the quality of the channel changes without significantly complicating the hardware and software. This provides a better combination of error correction coding for the available channel. It is suitable for any kind of digital communications but is particularly suitable for wireless low mobility digital data communications systems.
BRIEF SUMMARY OF THE INVENTION
In one embodiment, the invention comprises a demultiplexer to divide a bit stream into a first block at a first output and a second block at a second output, a convolutional coder coupled to the first output to encode the first block and a block coder coupled to the second output to encode the second block The invention further includes a function module coupled to the block coder to apply one of a plurality of different functions to the encoded second block to produce a third block at an output and a mapper coupled to the function module output and to the convolutional coder to map the third block from the output of the function module and the encoded first block into one of a plurality of modulation constellations. A controller is coupled to the demultiplexer to control the size of the first and second blocks, is coupled to the block coder to control the block coding, and is coupled to the function module to control the function to be applied.
REFERENCES:
patent: 5396518 (1995-03-01), How
patent: 5493586 (1996-02-01), Brownlie et al.
patent: 5953377 (1999-09-01), Yoshida
patent: 5966412 (1999-10-01), Ramaswamy
patent: 6490260 (2002-12-01), Hwang
patent: 6522665 (2003-02-01), Suzuki et al.
patent: 6557137 (2003-04-01), Park et al.
Pottie et al., Multilevel Codes Based on Partitioning, 1989, pp. 87-98.
Wolf et al., P2 Codes: Pragmatic Trellis Codes Utilizing Punctured Convolutional Codes, 1995, pp. 94-99.
IEEE Transactions on Information Theory, vol. 42, No. 2, Mar. 1996, pp. 627-636.
Boros Tibor
Trott Mitchell D.
ArrayComm, Inc.
Dildine R. Stephen
LandOfFree
Flexible multi-bit per symbol rate encoding does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flexible multi-bit per symbol rate encoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible multi-bit per symbol rate encoding will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3177366