Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-07-13
2003-11-25
Lee, Eddie (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S302000, C257S304000, C257S311000
Reexamination Certificate
active
06653678
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to integrated circuit devices and more particularly to deep trench capacitors and methods of manufacture thereof.
2. Description of Related Art
In trench capacitors, dislocations have been found to occur that have been closely associated with stress from polysilicon reorientation/recrystallization. Dislocations are of utmost concern in DRAM and eDRAM products using trench capacitors, since dislocations which occur in the vicinity of the strap outdiffusion are responsible for increased junction leakage and degraded retention time. During standard thermal processing, when the polysilicon in the trench recrystallizes and grain growth occurs, it shrinks (because the loss of grain boundaries from growth reduces the volume). As a result of such shrinkage, the polysilicon experiences significant tensile stresses. This in turn passes significant stresses from the polysilicon into the neighboring structure surrounding the trench, so much so that dislocations are punched out into the silicon active area which then can cause degraded data retention and other problems.
Although the use of pure germanium (Ge) or Silicon Germanium (Si/Ge) doped polysilicon has been proposed as a fill material for trench capacitors, the prior art teaches the use of germanium or germanium doped polysilicon filling the entire trench, which is not employed in this invention. See commonly assigned U.S. Pat. No. 6,180,480 of Economikos et al. for “Germanium or Silicon-Germanium Deep Trench Fill by Melt-Flow Process”.
Loh et al. U.S. Pat. No. 5,998,253 for “Method for Forming a Dopant Outdiffusion Control Structure Including Selectively Grown Silicon Nitride in a Trench Capacitor of a DRAM Cell” forms a buried strap for coupling a trench capacitor to a doped junction of a transistor. The strap is composed of intrinsic (undoped) or lightly doped polysilicon, which is again different from the teachings of the present invention.
SUMMARY OF THE INVENTION
An advantage of this invention is that it reduces dislocation formation with very little process overhead.
The method and structure of this invention are adapted to being readily integrated into all the various Deep Trench (DT) applications for both planar and vertical DRAM/eDRAM applications.
Heretofore, in the absence of this invention it would have been required that germanium dopant should be introduced in situ because the very high dose required (>1E17 atoms/cm
2
) is impractical to achieve using implantation.
In accordance with the method of this invention, a trench capacitor is formed having a top surface, a deep trench in a doped semiconductor substrate. The trench has a bottom, sidewalls and a top extending through the top surface of the substrate. A collar for isolation is formed on trench sidewalls substantially above the bottom. An outer plate of the trench capacitor is formed in the substrate at the bottom of the trench below the collar. A dielectric layer of the trench capacitor is formed on trench sidewalls below the collar. An inner node electrode of the trench capacitor is formed in the trench recessed below the top of the trench. The inner node electrode has an inner node electrode top surface. The method includes the processing steps of etching back the collar below the trench top surface, etching the capacitor inner node electrode below the top of the collar, and codepositing polysilicon and a counter-recrystallizing species over the collar and the inner node electrode top surface to form the cap and the strap.
Preferably, the trench capacitor is formed in a semiconductor substrate having a top surface. A trench formed in a doped semiconductor substrate has a bottom, sidewalls and a top extending through the top surface of the substrate. A collar for isolation is formed on the sidewalls of the trench substantially above the bottom thereof. An outer plate of the trench capacitor is formed in the substrate alongside the trench below the collar. A dielectric layer of the trench capacitor is formed on the walls of the trench below the collar. An inner node electrode of the trench capacitor is formed in the trench recessed below the top of the trench, the inner node electrode having an inner node electrode top surface. There is a recessed collar below the trench top surface. There is a recessed inner node electrode surface below the top of the collar.
Preferably, there is a codeposit of polysilicon and a counter-recrystallizing species in the inner node electrode and the strap.
Preferably, the capacitor includes a combination of polysilicon and germanium as a counter-recrystallizing species formed in at least one of the group consisting of the inner node electrode and the buried strap.
Preferably, the counter-recrystallizing species formed in the inner node electrode and the buried strap are formed with a dose more than about 1E15 atoms/cm
2
.
REFERENCES:
patent: 4984039 (1991-01-01), Douglas
patent: 5670805 (1997-09-01), Hammerl et al.
patent: 5831301 (1998-11-01), Horak et al.
patent: 5936271 (1999-08-01), Alsmeier et al.
patent: 5998253 (1999-12-01), Loh et al.
patent: 6180480 (2001-01-01), Economikos et al.
patent: 6236077 (2001-05-01), Gambino et al.
patent: 6245600 (2001-06-01), Geissler et al.
patent: 6326658 (2001-12-01), Tsunashima et al.
patent: 6436760 (2002-08-01), Wong et al.
Gruening et al. A Novel Trench DRAM Cell withVERtIical Access Transistor andBuriEdSTrap (VERI BEST) for 4Gb/16Gb, IEDM 99 pp. 25-28 (1999).
Chidambarrao Dureseti
Jammy Rajarao
Mandelman Jack A.
International Business Machines - Corporation
Lee Eddie
Nguyen Joseph
Schnurmann H. Daniel
LandOfFree
Reduction of polysilicon stress in trench capacitors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduction of polysilicon stress in trench capacitors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduction of polysilicon stress in trench capacitors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3177335