Semiconductor device manufacturing: process – Chemical etching
Reexamination Certificate
2002-03-20
2003-12-09
Pham, Long (Department: 2814)
Semiconductor device manufacturing: process
Chemical etching
C257S336000, C438S906000
Reexamination Certificate
active
06660635
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to semiconductor fabrication and more specifically to methods of cleaning a semiconductor wafer before and after low-doped drain (LDD) implantation.
BACKGROUND OF THE INVENTION
Complimentary metal-oxide semiconductor (CMOS) technology demands channel length scaling beyond 0.1 &mgr;m and brings new challenges to channel/source/drain engineering by conventional implant technology.
Wet clean processes must be free from silicon (Si) recessing, that is wet clean processes should not also consume the silicon the processes are cleaning. This is particularly important for post implantation to reduce the implantation dose loss or the dose variation induced electrical instability.
U.S. Pat. No. 6,150,277 to Torek describes a method of using TMAH to etch an implanted area.
U.S. Pat. No. 6,214,682 B1 to Wang describes a process to reduce transient enhanced diffusion (TED) using an anneal.
U.S. Pat. No. 4,652,334 to Jain et al., U.S. Pat. No. 5,690,322 to Xiang et al., U.S. Pat. No. 5,486,266 to Tsai et al. and U.S. Pat. No. 5,811,334 to Buller et al. describe related methods.
SUMMARY OF THE INVENTION
Accordingly, it is an object of one or more embodiments of the present invention to provide an improved method of LDD implant cleaning.
Other objects will appear hereinafter.
It has now been discovered that the above and other objects of the present invention may be accomplished in the following manner. Specifically, a substrate having a gate structure formed thereover is provided. The substrate is cleaned by a wet clean process including NH
4
OH. An LDD implantation is performed into the substrate to form LDD implants. The substrate is cleaned by a wet clean process excluding NH
4
OH.
REFERENCES:
patent: 4652334 (1987-03-01), Jain et al.
patent: 5486266 (1996-01-01), Tsai et al.
patent: 5811334 (1998-09-01), Buller et al.
patent: 5960322 (1999-09-01), Xiang et al.
patent: 6150277 (2000-11-01), Torek
patent: 6214682 (2001-04-01), Wang
patent: 6291299 (2001-09-01), Chu
patent: 6368927 (2002-04-01), Lee
patent: 6410429 (2002-06-01), Ho et al.
patent: 6429144 (2002-08-01), Vines et al.
patent: 2001/0039116 (2001-11-01), Takeshima et al.
patent: 2002/0045356 (2002-04-01), Suzuki
patent: 2002/0102775 (2002-08-01), Houng et al.
patent: 2002/0102852 (2002-08-01), Verhaverbeke et al.
patent: 2002/0119647 (2002-08-01), Riley et al.
patent: 2002/0123161 (2002-09-01), Ushiki et al.
patent: 2002/0146888 (2002-10-01), Ryu
patent: 2002/0148483 (2002-10-01), Mertens et al.
patent: 2002/0155653 (2002-10-01), Ikegami
Dr. Walsh, Initial Wafer clean, Aug. 6, 1997, http://mitghmr.spd.louisville.sops/sop1.html.
Guo Jyh-Chyurn
Wang Wu-Der
Ackerman Stephen B.
Le Thao X.
Pham Long
Saile George O.
Stanton Stephen G.
LandOfFree
Pre-LDD wet clean recipe to gain channel length scaling... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pre-LDD wet clean recipe to gain channel length scaling..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pre-LDD wet clean recipe to gain channel length scaling... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3175693