Semiconductor integrated circuit with memory redundancy circuit

Details Semiconductor integrated circuit with memory redundancy circuit Semiconductor integrated circuit with memory redundancy circuit

1999-07-09

2003-12-23

Chung, Phung M. (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Replacement of memory spare location, portion, or segment

C714S723000, C365S201000

Reexamination Certificate

active

06668344

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a semiconductor device and, more particularly, to a technique for repairing a defect by substituting a spare memory cell for a defective memory cell. Further, the invention relates to a technique for efficiently storing addresses.
BACKGROUND OF THE INVENTION
References referred in the specification are as follows.
{REF 1} Japanese patent laid-open No. 8-77791 (counterpart U.S. Pat. No. 5,621,691)
{REF 2} Japanese patent laid-open No. 2-192100 (counterpart U.S. Pat. No. 5,265,055)
{REF 3} U.S. Pat. No. 5,631,862
{REF 4} Japanese patent laid-open No. 4-274096 (counterpart U.S. Pat. No. 5,430,679)
The references will be referred to by the above reference numbers.
The packing density of a semiconductor memory has been increasing and a dynamic random access memory(DRAM) of 64 mega bits is being produced in quantity. When elements are becoming finer and the number of elements is increasing in association with the increase in the packing density, a problem of deterioration in the yield arises. As a countermeasure, there is a so-called a redundancy technique for repairing a defective memory cell by substituting a spare memory cell which is preliminarily provided on a memory chip for the defective memory cell.
In a redundancy circuit, a repairing address of a defective part is stored by nonvolatile storing means. As the nonvolatile storing means, a method of using fuses made of conductive layers and storing a repairing address depending on whether any of the fuses is blown or not with a laser is typical. When an address inputted from the outside in the event of accessing a memory coincides with the repairing address, the redundancy circuit instructs selection of a spare word line or a spare bit line and spare memory cells connected to the selected line are substituted for defective memory cells.
FIGS. 1 and 2
of {REF 1} show an example of the method of storing a defect address by using fuses. {REF 1} discloses a technique such that, in order to replace a column selection line designated by a binary address of eight bits, a repairing address is stored by using total nine fuses, of eight fuses for the binary address and one master fuse.
Prior to the present invention, the inventors of the present invention had examined the relation between the number of fuses in a redundancy circuit of a DRAM having an extremely large capacity such as 256 mega bits or 1 giga bits and the number of fuses blown for programming a defect address in the fuses. The number of fuses in a DRAM as an object is few thousands in total and it was found that enlargement in the chip area with the increase in the number of fuses and increase in time for storing the fuses hinders reduction in the manufacturing costs of a semiconductor device.
According to the result of the examination of the inventors, systems of storing address information by using fuses are mainly divided into two kinds; a system of storing a binary address in a binary address format, and a system of storing a decoded address in a decoded address format obtained by decoding the binary address. In order to distinguish the two systems from each other, in the specification, the former will be called as a binary address programming system (hereinbelow, abbreviated to “binary system”) and the latter will be called as a decoded address programming system (hereinbelow, abbreviated to “decode system”). According to the binary system, although the number of fuses decreases, the number of fuses to be programmed increases. On the other hand, according to the decode system, although the number of fuses to be programmed decreases, the number of fuses increases.
In order to quantify the number of fuses in the binary system and the decode system, the inventors made models shown in
FIGS. 3
to
6
. The example relates to a case that four repairing addresses are stored in an address space expressed by three bits in a binary address and eight bits in a decoded address.
FIG. 3
shows an example of the decode system. In
FIG. 3
, when four addresses DA
0
, DA
2
, DA
3
, and DA
6
in decoded addresses DA
0
to DA
7
obtained by decoding a 3-bit binary address become high, repair-decision results RH
0
to RH
3
become high. Four fuse sets DFS
0
to DFS
3
are provided to store the four repairing addresses. Each fuse set is made up of fuses corresponding to decoded addresses DA
0
to DA
7
of eight bits. In
FIG. 3
, the fuse-decision results are schematically shown. Fuses marked with X are blown and logic “1”. Other fuses remain logic “0” as an initial value.
FIG. 4
illustrates an example of a repair decision circuit of the decode system. Address compare circuits DACP
0
to DACP
3
are provided for the fuse sets DFS
0
to DFS
3
, respectively. The address compare circuits DACP
0
to DACP
3
generate the repair-decision results RH
0
to RH
3
, respectively, by obtaining the ANDs between the fuse-decision results of the corresponding fuse sets DFS
0
to DFS
3
and the inputted addresses DA
0
to DA
7
and obtaining the OR of the ANDs.
FIG. 5
shows an example of the binary system. In
FIG. 5
, four fuse sets BFS
0
to BFS
3
are provided to store four repairing addresses. Each fuse set is made up of three fuses corresponding to binary addresses AA
0
to AA
2
of three bits and one fuse (so-called a master fuse) for storing information USE indicating whether repair is to be made or not. In the binary system, the master fuse is indispensable.
FIG. 5
schematically shows fuse decision results such that fuses marked with X are blown and logic “1”.
FIG. 6
shows an example of a repair decision circuit of the binary system. Address compare circuits BACP
0
to BACP
3
are provided for the fuse sets BFS
0
to BFS
3
, respectively. The address compare circuits BACP
0
to BACP
3
generate repair-decision results RH
0
to RH
3
, respectively, by obtaining the exclusive ORs of fuse-decision results of the corresponding fuse sets BFS
0
to BFS
3
and the addresses AA
0
to AA
2
to be inputted and obtaining the AND of the exclusive ORs and the fuse-decision result storing the information USE.
The number of fuses required in the two systems will now be generalized. The number NDF of fuses in the decode system necessary to store NS addresses from ND (ND=2{circumflex over ( )}NA) obtained by decoding NA bits of a binary address is as follows.
NDF=NS·ND=NS
·(2{circumflex over ( )}
NA
)  (EQ. 1)
The numerical sign “{circumflex over ( )}” denotes the power hereinbelow. In association with the increase in the number NA of addresses, the number NDF of fuses in the decode system remarkably increases. In the example of
FIG. 5
, NA=3, ND=8, NS=4, and NDF=24.
Meanwhile, the number NBF of fuses required in the binary system is obtained as follows.
NBF=NS
·(
NA+
1)  (EQ. 2)
Although the number is smaller than that in the decode system, it still increases with the increase in capacity. Addition of “1” in (EQ. 2) is to count the master fuse. In the example of
FIG. 3
, NA=3, NS=4, and NBF=16.
The area of fuses depends on the accuracy of a laser and scaling equivalent to the lithography technique is difficult to achieve. Consequently, even if the number of fuses is the same, the ratio of the area of fuses on a memory chip becomes higher as the progress of the lithography technique. As the number of fuses increases, the area of them increases. Not only the area of the fuses themselves but also the area of a fuse decision circuit and an address compare circuit also increases as the number of fuses increases. Especially, since the exclusive OR is used in the binary system, the circuit scale is accordingly enlarged. Due to the above, the overhead of the repair decision circuit to the chip area increases.
In the decode system, since the number of fuse to be programmed in one fuse set is always one, the programming is easily made but the number of fuses for storing one defect address is re

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit with memory redundancy circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit with memory redundancy circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit with memory redundancy circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3174572