Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1994-10-21
1996-01-16
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Data refresh
365211, 365194, 365212, G11C 11403
Patent
active
054854296
ABSTRACT:
A semiconductor memory device has a dynamic memory element constructed of a capacitor and a transistor; and a refresh timer circuit for automatically recharging the dynamic memory element at periodic time intervals corresponding to an electric charge holding time of the dynamic memory element which changes in accordance with an ambient temperature. Since the refresh timer circuit includes a current bias circuit for varying an electric current in accordance with the ambient temperature and an oscillation circuit for oscillating at a frequency corresponding to the electric current of the current bias circuit, the refresh cycle time changes in response to ambient temperature changes, thus reducing the requisite current capacity of the memory device power supply.
REFERENCES:
patent: 5321661 (1994-06-01), Iwakiri et al.
patent: 5375093 (1994-12-01), Hirano
Kabushiki Kaisha Toshiba
Le Vu A.
Nelms David C.
LandOfFree
Semiconductor memory device with refresh timer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device with refresh timer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with refresh timer circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-314742