Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2001-09-07
2003-10-21
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S648000, C438S649000
Reexamination Certificate
active
06635568
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to semiconductor technology, and more specifically, to a method to reduce refractory metal roughness.
BACKGROUND OF THE INVENTION
In the fabrication of semiconductor wafers, the photolithography steps are critical when patterning the minimum feature width, dictated by given photolithography equipment, onto a wafer. Several factor come into play that will affect the dimension and profile of a structure that has resulted from the photolithography steps performed.
One factor is the quality of the masking material (photoresist) itself. Another factor is the effectiveness of the light source (usually ultraviolet light) to expose the photoresist in direct correlation to an overlying mask or reticle. Though, the photoresist quality must continually be monitored and improvements made, the exposure of the photoresist to a light source to provide the desired patterned, is an area where major engineering efforts are ongoing.
The effectiveness of proper light exposure of the photoresist, not only depends on the photoresist material itself, but also on other factors such as the type of underlying film that is being patterned. Maintaining a desired profile becomes even more difficult when patterning a material having a rough surface, such as a refractory metal that is made rough by the shape of its grains.
When patterning a refractory metal, the unevenness of the grains results in the film possessing non-uniform adsorption and reflective properties to light. During a photo step, these non-uniform properties to light result in the light reflecting back into the photoresist at varying angles to cause reflective notching of the photoresist. Though reflective notching can be caused by any underlying film that is being patterned, it is a major problem when patterning the rough surfaced refractory metal.
Another challenge that is presented by the uneven grain of a refractory metal presents, comes to play during the etching step. Usually it is desired to obtain the most vertical profile as possible. However, the uneven grains of the refractory metal silicide, cause the vertical profile to become jagged and less vertical, both undesirable results.
What is needed is a method that addresses the patterning and etching of a refractory metal to obtain structures having a substantially vertical profile. The present invention teaches such a method that may be used in semiconductor processes, such as fabrication processes for Dynamic Random Access Memory (DRAM), Static Random Access Memory (SRAM) and the like.
SUMMARY OF THE INVENTION
In general, the present invention includes a method for forming a refractory metal structure or a refractory metal silicided structure having substantially uniform reflective light properties. In one preferred implementation, the method includes; subjecting a refractory metal silicided layer to a thermal processing step; and of forming a layer, having relatively uniform reflective characteristics to ultraviolet light, directly on the refractory metal silicided layer during the thermal processing step. Preferably, the thermal processing step will be selected to adjust the grain size of the refractory metal to the desired size. The layer formed over the refractory metal can either be formed during the thermal processing step, or can be formed subsequently. In many applications, after the thermal processing step and the formation of the cap layer, the two layers, and possibly other underlying layers, may be patterned to form selected features.
REFERENCES:
patent: 4987470 (1991-01-01), Suzuki et al.
patent: 5460999 (1995-10-01), Hong et al.
patent: 5473176 (1995-12-01), Kakumoto
patent: 5612249 (1997-03-01), Sun et al.
patent: 5681778 (1997-10-01), Manning
patent: 5731610 (1998-03-01), Rhodes
patent: 5780362 (1998-07-01), Wang et al.
patent: 5798278 (1998-08-01), Chan et al.
patent: 5852311 (1998-12-01), Kwon et al.
patent: 5897352 (1999-04-01), Lin et al.
patent: 5945707 (1999-08-01), Bronner et al.
patent: 6093642 (2000-07-01), Cho et al.
patent: 6198143 (2001-03-01), Ohsaki
patent: 6291340 (2001-09-01), Sandhu et al.
“Boundary Conditions to Oxidation of WSi2/Polysilicon Structure” 1989 Materials Research Society.
“Thermal Oxidation of Silicides” j. Appl. Phys. 56(7), Oct. 1, 1984.
“Decrease of Gate Oxide Dielectric Constant in Tungsten Polycide Gate Processes” IEEE Electron Device Letters, vol. 14, No. 5, May 1993.
“Removal of the Process-Induced Fluorine Associated to Chemical Vapor Deposition of Tungsten Onto a Polycrystalline Silicon . . . ” J. Appl. Phys. 68 (5), Sep. 1, 1990.
“Oxidation Phenomena Polysilicon/Tungsten Silicide Structures” J. Electrochem. Soc.: Solid-State Science and Technology Jan. 1984.
“Phosphorus Redistribution in a WSi2/Polysilicon-Silicon Gate Structure During Furnace Annealing” J. Appl. Phys. 63 (3), Feb. 1, 1988.
“Thermodynamic Considerations in Refractory Metal-Silicon-Oxygen Systems” J. Appl. Phys. 56 (1), Jul. 1, 1984.
“Properties of Low-Pressure CVD Tungsten Silicide for MOS VLSI Interconnections” IEEE Transaction on Electron Devices, vol. ED-30, No. 11, Nov. 1983.
“ION Implantation of Arsenic in Chemical Vapor Deposition Tungsten Silicide”.
Le Thao
Micro)n Technology, Inc.
LandOfFree
Refractory metal roughness reduction using high temperature... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Refractory metal roughness reduction using high temperature..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Refractory metal roughness reduction using high temperature... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3132956