Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2002-01-11
2003-02-04
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S014000, C438S005000
Reexamination Certificate
active
06514865
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to semiconductor fabrication technology, and, more particularly, to a method for semiconductor fabrication supervision and optimization.
2. Description of the Related Art
There is a constant drive within the semiconductor industry to increase the quality, reliability and throughput of integrated circuit devices, e.g., microprocessors, memory devices, and the like. This drive is fueled by consumer demands for higher quality computers and electronic devices that operate more reliably. These demands have resulted in a continual improvement in the manufacture of semiconductor devices, e.g., transistors, as well as in the manufacture of integrated circuit devices incorporating such transistors. Additionally, reducing defects in the manufacture of the components of a typical transistor also lowers the overall cost per transistor as well as the cost of integrated circuit devices incorporating such transistors.
The technologies underlying semiconductor processing tools have attracted increased attention over the last several years, resulting in substantial refinements. However, despite the advances made in this area, many of the processing tools that are currently commercially available suffer certain deficiencies. In particular, such tools often lack advanced process data monitoring capabilities, such as the ability to provide historical parametric data in a user-friendly format, as well as event logging, real-time graphical display of both current processing parameters and the processing parameters of the entire run, and remote, ie., local site and worldwide, monitoring. These deficiencies can engender nonoptimal control of critical processing parameters, such as throughput accuracy, stability and repeatability, processing temperatures, mechanical tool parameters, and the like. This variability manifests itself as within-run disparities, run-to-run disparities and tool-to-tool disparities that can propagate into deviations in product quality and performance, whereas an improved monitoring and diagnostics system for such tools would provide a means of monitoring this variability, as well as providing means for optimizing control of critical parameters.
Among the parameters it would be useful to monitor and control are interlayer dielectric layer thickness variations. Typically, the total dielectric film thickness between metal layers is comprised of dielectric materials formed in two different deposition steps, e.g., a high density plasma process is used to fill the gaps between metal lines, and a silicon dioxide cap layer is formed by a deposition process using TEOS. After the insulation layers are formed, a chemical mechanical planarization process (CMP) is performed. The CMP process is performed to ensure that the proper post-polish thickness of the total dielectric material has been achieved. Chemical-mechanical planarization (CMP) is a process designed to remove and/or eliminate unwanted surface or “topographic” features of a process layer. Chemical-mechanical planarization (CMP) typically involves physically polishing the surface or “topography” of a process layer in the presence of a chemically reactive slurry to remove and/or eliminate the unwanted surface or topographic features of the process layer. Using this technique, the CMP process must account for thickness variations resulting from two deposition processes. This may result in increased use of CMP processing resources and increased manufacturing time. This may lead to inaccuracies and complications in the manufacturing processes.
The present invention is directed to overcoming, or at least reducing the effects of, one or more of the problems set forth above.
SUMMARY OF THE INVENTION
In one aspect of the present invention, a method is provided that comprises forming a first dielectric layer on a workpiece, measuring a thickness of the first dielectric layer, and forming a second dielectric layer above the first dielectric layer, the second dielectric layer being formed to a thickness that is determined based upon the measured thickness of the first dielectric layer. Other embodiments of the invention will be understood by those skilled in the art after a complete reading of the present application.
REFERENCES:
patent: 5270222 (1993-12-01), Moslehi
patent: 5332467 (1994-07-01), Sune et al.
patent: 5394340 (1995-02-01), Inkpen et al.
patent: 5485097 (1996-01-01), Wang
patent: 5621332 (1997-04-01), Inkpen et al.
patent: 5900633 (1999-05-01), Solomon et al.
patent: 5989764 (1999-11-01), Adams
patent: 6057603 (2000-05-01), Dawson
patent: 6383824 (2000-05-01), Lensing
patent: 6072191 (2000-06-01), La et al.
patent: 6077764 (2000-06-01), Sugiarto et al.
patent: 6117783 (2000-09-01), Small et al.
patent: 6132289 (2000-10-01), Labunsky et al.
patent: 6230069 (2001-05-01), Campbell et al.
patent: 6232188 (2001-05-01), Murtaza et al.
patent: 6256100 (2001-07-01), Banet et al.
patent: 6304326 (2001-10-01), Aspnes et al.
patent: 6309900 (2001-10-01), Maury et al.
patent: 6313039 (2001-11-01), Small et al.
patent: 6349128 (2002-02-01), Nelson
patent: 6350179 (2002-02-01), Campbell et al.
patent: 6368879 (2002-04-01), Toprac
patent: 6381009 (2002-04-01), McGahan
patent: 6381303 (2002-04-01), Vu et al.
patent: 6403151 (2002-06-01), Davis et al.
patent: 6411385 (2002-06-01), Aspnes et al.
patent: 6428673 (2002-08-01), Ritzdorf et al.
Advanced Micro Devices , Inc.
Luk Olivia
Niebling John F.
Williams Morgan & Amerson
LandOfFree
Method of reducing interlayer dielectric thickness variation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of reducing interlayer dielectric thickness variation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reducing interlayer dielectric thickness variation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3131147