Semiconductor memory device having improved arrangement for...

Details Semiconductor memory device having improved arrangement for... Semiconductor memory device having improved arrangement for...

2001-03-20

2003-08-05

Ho, Hoai (Department: 2818)

Static information storage and retrieval

Read/write circuit

Bad bit

C365S201000, C365S230030, C365S230080

Reexamination Certificate

active

06603688

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates to semiconductor memory devices and, more particularly, to a technology effective in utilizing for a Y-system-relief technology on a dynamic RAM (Random Access Memory) of so-called a one-cross-point scheme having dynamic memory cells arranged at cross points between the word lines and the bit lines.
In the research done after completing the present invention, there have been revealed Japanese Patent Laid-open No. 178698/1984 (hereinafter, referred to as Prior Art 1) and Japanese Patent Laid-open No. 20300/1986 (hereinafter, referred to as Prior Art 2) as the dynamic-RAM redundant relief technologies of the open-bit-line type (one-cross-point scheme), hereinafter explained, considered related to the present invention. The publication of Prior Art 1 discloses a 64K-bit dynamic RAM provided with spare arrays. The publication of Prior Art 2 discloses a one-cross-point dynamic type memory provided with a redundant relief circuit. However, there found no conception that a plurality of memory mats are provided in a direction of the bit line to effectively relieve a failed bit line on a mat-by-mat basis as disclosed in the dynamic RAM according to the present invention, hereinafter referred.
Various methods for memory relief are disclosed in the following references, Japanese Patent Laid-Open Nos. 151895/1985, 1511896/1985, 60489/1983, 77946/1986, 151899/1986 and 219597/1999.
SUMMARY OF THE INVENTION
The present inventor has noted on the fact that bit-line failures includes the case the failure is on the memory cell itself and the case the failure is on the bit line, and conceived for improving the efficiency of using the redundant bit lines and positively relieving from bit-line failure where memory mats in plurality are provided in the bit-line direction.
It is an object of this invention to provide a semiconductor memory device that realizes effective, rational Y-system relief. Another object of the invention is to provide a semiconductor memory device that is simple in structure but realizes effective Y-system relief. The above and other objects and novel features of the invention will be made apparent from the description of the specification and the accompanying drawings.
The outline of the representative of the inventions as disclosed in the present specification, if briefly explained, is as follows. In a bit-line direction, a plurality of memory mats are arranged including a plurality of memory cells respectively coupled to bit lines and word lines, and further a sense amplifier array is arranged including a plurality of latch circuits having input/output nodes connected to a half of bit-line pairs separately provided to the memory mats in a region between the memory mats placed in the bit-line direction, thereby making possible to replace with a redundant bit-line pair and the corresponding redundant sense amplifier on a basis of each bit-line pair and the sense amplifier connected thereto.


REFERENCES:
patent: 4661929 (1987-04-01), Aoki et al.
patent: 5818792 (1998-10-01), Sasaki et al.
patent: 5841708 (1998-11-01), Nagata
patent: 5970003 (1999-10-01), Miyatake et al.
patent: 6104647 (2000-08-01), Horiguchi et al.
patent: 6256237 (2001-07-01), Ho et al.
patent: 6317355 (2001-11-01), Kang
patent: 6373776 (2002-04-01), Fujisawa et al.
patent: 5860489 (1983-04-01), None
patent: 59178698 (1984-10-01), None
patent: 60151895 (1985-08-01), None
patent: 60151896 (1985-08-01), None
patent: 60151899 (1985-08-01), None
patent: 6120300 (1986-01-01), None
patent: 6177946 (1986-04-01), None
patent: 11219597 (1999-10-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device having improved arrangement for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having improved arrangement for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having improved arrangement for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3111655