Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-01-08
2003-06-17
Wilson, Allan R. (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S506000, C257S508000
Reexamination Certificate
active
06580128
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor substrate and semiconductor device and processes of production of the same, more particularly relates to a semiconductor substrate having a silicon on insulator or semiconductor on insulator (SOI) structure (hereinafter also referred to as an SOI substrate) comprising a substrate having a semiconductor layer on an insulating film and a semiconductor device and processes of production relating to the same.
2. Description of the Related Art
Along with the higher integration and higher performance of large-scale integrated circuits (LSI) mounting metal-oxide-semiconductor field effect transistors (MOSFET), semiconductor devices having an SOI structure have been attracting attention.
In an SOI structure, complete element isolation is achieved by a silicon oxide or other insulating film, so software error and latch up are suppressed and a high reliability is obtained even in an LSI having a high degree of integration. Further, since the junction capacity of a diffusion layer can be reduced, there is less electric charging and electric discharging relating to switching, so there is the advantage of a higher speed and a electric lower power consumption.
Several proposals have been made up to now for the process of production of an SOI substrate. There are for example separation by implanted oxygen (SIMOX) and direct bonding such as plasma assisted chemical etching (PACE), bond and etchback SOI (BESOI), polishing a rear surface after bonding as disclosed in Japanese Patent Laid-open No. Hei 10-199840, and a hydrogen ion implantation (smart cut).
In SIMOX, it is relatively easy to make the SOI layer thin, but high concentration oxygen ions are implanted with a high energy, therefore there is the problem that the cost of ion implantation becomes high. Further, remarkable damage of the crystallinity of the silicon semiconductor layer, deterioration of performances of the transistors and other semiconductor elements, and further variations in the thickness of the oxide film in minute regions have been reported. Further, problems such as leakage are manifested along with the reduction of the thickness of the SOI layer.
Further, direct bonding is put to practical use for SOI substrates having SOI layers with thicknesses of 1 to 10 &mgr;m.
In PACE, there is a limit in the precision of polishing to eliminate damage, so it is difficult to make the SOI layer thin. Further, since two silicon semiconductor substrates are used, there is the problem of a high manufacturing cost.
In BESOI, ELTRAN (epitaxial layer transfer) using porous silicon obtained by anode oxidation has been developed in recent years. The thickness of the SOI layer is considerably reduced, but there is a problem in the productivity and the supply is unstable. Further, since two silicon semiconductor substrates are also used in this process, the problem of high manufacturing costs remains.
In smart cut, the silicon semiconductor substrate can be reused after peeling, so the manufacturing costs can be suppressed.
Next, an explanation will be made of the process of production of an SOI substrate by smart cut by referring to the drawings.
First, as shown in
FIG. 9A
, for example, silicon oxide is stacked to a thickness of 200 to 400 nm on a first silicon semiconductor substrate (first substrate)
10
by chemical vapor deposition (CVD) or thermal oxidation to form an insulating film
20
.
Next, as shown in
FIG. 9B
, for example hydrogen ions D are implanted to form a peeling surface
11
in a region at a predetermined depth of the first substrate
10
.
Here, the depth of the peeling surface
11
is set to the required thickness of the SOI layer and the thickness of the damage layer (about 200 nm in practice) considering damage at the time of peeling.
Next, the insulating film
20
is polished by for example CMP to flatten the surface.
In this CMP, the insulating film is polished to a surface roughness of a level of 0.4 nm by polishing using a polishing pad made of for example urethane foam or a nonwoven fabric continuous foam and colloidal silica having an average particle size of 40 nm as a polishing slurry to thereby obtain a bondable surface.
Next, as shown in
FIG. 9C
, a second silicon semiconductor substrate (second substrate)
30
is bonded above the insulating film
20
formed on the first substrate
10
. Here, in the figure, the first substrate
10
formed with the insulating film
20
drawn upside down compared with FIG.
9
B.
At the time of bonding, in the same way as the first substrate
10
, the surface of the second substrate is polished to a surface roughness of a level of 0.4 nm in advance by polishing using a polishing pad made of urethane foam etc. and colloidal silica having an average particle size of 40 nm as the polishing slurry to thereby form a bondable surface. Further, the bonding surfaces, that is, the insulating film
20
surface of the first substrate
10
and the surface of the second substrate
30
, are washed (to remove particles on the bonding surfaces) and made hydrophilic (to introduce OH groups into the bonding surfaces) by washing by a mixed washing solution of ammonia water, hydrogen peroxide, and high purity water (NH
3
:H
2
O
2
:H
2
O=1:2:7). This enables stabilization of the bonding.
Next, as shown in
FIG. 10A
, first the bonding surfaces are heat treated at about 400° C. in an oxygen or inert gas atmosphere to increase the bonding strength, then are further heat treated at about 600° C. to peel off the first substrate
10
b
while leaving the semiconductor layer
10
a
on the insulating film
20
at the peeling surface
11
.
The first substrate
10
b
can be recovered, flattened at its surface, then routinized as the first substrate or another semiconductor substrate.
In order to further raise the bonding strength of the bonding surfaces of the second substrate
30
and the insulating film
20
, for example, it is preferable to heat treat them for about 30 minutes to 2 hours at a temperature of 800 to 1100° C. Where an impurity, for example, boron, has been already introduced into the semiconductor layer
10
a
, preferably the heat treatment is carried out at a low temperature of about 800° C. in order to prevent diffusion.
Next, as shown in
FIG. 10B
, for example CMP is used to polish the semiconductor layer
10
a
by 200 nm, corresponding to the damage layer, to eliminate the damage at the time of peeling and flatten the surface of the semiconductor layer to obtain the intended SOI substrate.
In this CMP, polishing is applied using for example a nonwoven fabric type continuous foam or urethane foam as the polishing pad and using colloidal silica having an average particle size of 40 nm or an ethylene diamine solution as the polishing slurry so as to obtain the surface roughness and the SOI layer thickness required for the LSI device.
Summarizing the problems to be solved by the invention, in the process of production of an SOI substrate by hydrogen ion implantation (smart cut), due to the limited precision of the polishing step for eliminating the damage layer, the thickness of the SOI layer can only be reduced to about 100 nm. Therefore, when the semiconductor device is miniaturized and the design rule becomes 0.1 &mgr;m, the demanded reduction of the thickness of the SOI layer to about 30 to 50 nm cannot be realized.
In the method of polishing the rear surface after bonding disclosed in Japanese Patent Laid-open No. Hei 10-199840, the semiconductor substrate is formed by forming a film acting as a stopper of the polishing, bonding the silicon semiconductor substrates, then polishing the rear surface, but the film acting as the stopper of the polishing is formed with a specific pattern such as the pattern of the element isolation insulating film. Therefore there is the problem in that a general purpose SOI substrate cannot be formed.
Further, in this method, two silicon semiconductor substrates are used, so there is the problem of high manufacturing costs. Further the thick s
Sonnenschein Nath & Rosenthal
Wilson Allan R.
LandOfFree
Semiconductor substrate, semiconductor device, and processes... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor substrate, semiconductor device, and processes..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor substrate, semiconductor device, and processes... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3108596