Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
1999-09-29
2003-12-09
Lee, Thomas (Department: 2185)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S320000, C713S323000, C713S340000, C713S001000, C713S002000, C713S100000
Reexamination Certificate
active
06662302
ABSTRACT:
BACKGROUND
1. Technical Field
The present invention relates generally to data processing; and, more particularly, it relates to data processing that employs reconfigurable logic circuitry.
2. Related Art
Conventional systems that perform data processing do not possess the ability to adapt to various data types on which a data processor must operate. Specific application specific integrated circuitry or other processing circuitry geared and designed to execute specific and limited applications do provide for extremely fast processing, but at a cost of significantly limited functionality. In addition, present signal processors do not provide hardware oriented solutions. For each computational operations within modern signal processors, the signal processor performs multiple functions including a program random access memory (RAM) or a program read only memory (ROM). The conventional signal processor must also employ a data random access memory (RAM) or a plurality of data registers, several address buses and data buses, a data address unit, and a predetermined data path.
Conventional signal processors that employ hardware directed solutions typically provide a limited functionality to a plurality of input data and drive that plurality of input data to a next function. In other words, conventional hardware solutions are geared primarily to perform a very limited number of functions. Limitations of general purpose signal processors employing conventional techniques are numerous; however, a main limitation is an inability to perform a substantially wide variety of operations to accommodate various pluralities of input data. To perform a wide variety of functions, conventional signal processors typically need to perform a large number of gate toggles with each operation.
Further limitations and disadvantages of conventional and traditional systems will become apparent to one of skill in the art through comparison of such systems with the present invention as set forth in the remainder of the present application with reference to the drawings.
SUMMARY OF THE INVENTION
Various aspects of the present invention can be found in a signal processor having a programmable logic circuitry that operates on a plurality of data. The signal processor contains, among other things, a programmable logic configuration circuitry that provides a logic configuration to the programmable logic circuitry. In certain embodiments of the invention, the signal processor employs a wide word width to program the programmable logic circuitry, the wide word width is operable to configure an entirety of the programmable logic circuitry. The programmable logic configuration circuitry further contains a default configuration circuitry and an adaptive configuration circuitry. The default configuration circuitry contains a default logic configuration for the programmable logic circuitry. In other embodiments of the invention, the adaptive configuration circuitry generates an adaptive logic configuration for the programmable logic circuitry. The programmable logic circuitry is partitioned into a plurality of areas. Each area within the plurality of areas is independently programmable with the logic configuration.
In addition, in certain embodiments of the invention, a first logic configuration, provided from an active configuration circuitry, is used to program the programmable logic configuration circuitry while a second logic configuration is simultaneously being loaded into a loading configuration circuitry. In certain embodiments of the invention, the loading configuration circuitry is a memory buffer that receives the other logic configuration while the first logic configuration is used to program the programmable logic configuration circuitry thereby providing extremely fast operation within the signal processor.
REFERENCES:
patent: 5497498 (1996-03-01), Taylor
patent: 5535406 (1996-07-01), Kolchinsky
patent: 5537295 (1996-07-01), Van Den Bout et al.
patent: 5737631 (1998-04-01), Trimberger
patent: 5751164 (1998-05-01), Sharpe-Geisler et al.
patent: 5841810 (1998-11-01), Wong et al.
patent: 5887165 (1999-03-01), Martel et al.
patent: 5931959 (1999-08-01), Kwiat
patent: 5933642 (1999-08-01), Greenbaum et al.
patent: 5956518 (1999-09-01), DeHon et al.
patent: 5996083 (1999-11-01), Gupta et al.
patent: 6134707 (2000-10-01), Herrmann et al.
patent: 6172518 (2001-01-01), Jenkins et al.
patent: 6175434 (2001-01-01), Feng
patent: 6198304 (2001-03-01), Sasaki
patent: 6314551 (2001-11-01), Borland
patent: 6421728 (2002-07-01), Mohammed et al.
patent: 04282475 (1992-10-01), None
Tannenbaum, Andrew S., Structured Computer Organization, 1984, Prentice-Hall, pp. 10-12.*
Endler, M.; Wei, J.; “Programming generic dynamic reconfigurations for distributed applications”, Configurable Distributed Systems, 1992., International Workshop on, Mar. 25-27, 1992, Page(s): 68-79.*
Andre DeHon, “DPGA-Coupled Microprocessors: Commodity IC's for the Early 21stCentury,”Mit Transit Note #100, Jan. 1994 (12 pages).
Ray Bittner and Peter Athanes, “Wormhole Run-time Reconfiguration,” (8 pages).
Stan baker, “ Programming Silicon: Dynamic Reinvention,”Electronic Engineering Times, Aug. 28, 1995, p. 73.
W.D. Zhong, S. Dods, J.P.R. Lacey and R.S. Tucker, “Reconfigurable Multichannel Add-drop Multiplexer with Improved Performance,”IEE 1996, Electronics Letters Online, No. 19960989, May 1996, (2 pages).
D.M. Budgett, P.E. Tang, J.H. Sharp, C.R. Chatwin, R.C.D. Young, R.K. Wang and B.F. Scott, “Parallel Pixel Processing using Programmable Gate Arrays,”IEEE 1996, Electronic Letters Online, No. 19961025, Jun. 1996 (2 pages).
Phil Lapsley and Garrick Blalock, “How to Estimate DSP Performance,”IEEE Spectrum, Jul. 1996, pp. 74-78.
David M. James, “Reconfigurable Pipeline for Fast, Versatile Computation,”IEEE, 1998, pp. 1710-1713.
Edward A. Acosta, V. Michael Bove, Jr., John A Watlington, and Ross A Yu, “Reconfigurable Processor for Data-Flow Video Processing System,”SPIE, vol. 2607, 1995, pp. 83-89.
Ian Page, “Reconfigurable Processor Architectures,”Elsevier: Microprocessors and Microsystems, vol. 20, 1996, pp. 185-196.
Bradley K. Fawcett, “FPGAs in Reconfigurable Computing Applications,” pp. 261-266.
Akin Gump Strauss Hauer & Feld & LLP
Conexant Systems Inc.
Lee Thomas
Rourk Christopher J.
Trujillo James K.
LandOfFree
Method and apparatus of selecting one of a plurality of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus of selecting one of a plurality of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus of selecting one of a plurality of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3100716