Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2001-09-25
2003-12-09
Kunemund, Robert (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S710000, C438S712000
Reexamination Certificate
active
06660644
ABSTRACT:
TECHNICAL FIELD
This invention relates to plasma etching methods.
BACKGROUND OF THE INVENTION
Plasma etchers are commonly used in semiconductor wafer processing for fabrication of contact openings through insulating layers. A photoresist layer having contact opening patterns formed therethrough is typically formed over an insulative oxide layer, such as SiO
2
and doped SiO
2
. An oxide etching gas, for example CF
4
, is provided within the etcher and a plasma generated therefrom over the wafer or wafers being processed. The etching gas chemistry in combination with the plasma is ideally chosen to be highly selective to etch the insulating material through the photoresist openings in a highly anisotropic manner without appreciably etching the photoresist itself. A greater degree of anisotropy is typically obtained with such dry plasma etchings of contact openings than would otherwise occur with wet etching techniques.
One type of plasma etcher includes inductively coupled etching reactors. Such typically include an inductive plasma generating source coiled about or at the top of the reactor chamber and an electrostatic chuck within the chamber atop which one or more wafers being processed lies. The electrostatic chuck can be selectively biased as determined by the operator. Unfortunately when utilizing etching components having both carbon and fluorine, particularly in inductively coupled etching reactors, a polymer develops over much of the internal reactor sidewall surfaces. This polymer is electrically insulative and continually grows in thickness during the wafer etching process. In addition, the polymer can react with species in the plasma and cause process results to vary as the polymer thickness changes. For an etch 2 microns deep on the wafer, the polymer thickness on certain internal reactor surfaces can be 3000 Angstroms to 6000 Angstroms. It is highly desirable to remove this polymer because it can make process results vary and can contribute to particle contamination of the wafer(s) being processed.
The typical prior art process for cleaning this polymer material from the reactor employs a plasma etch utilizing O
2
as the etching gas. It is desirable that this clean occur at the conclusion of etching of the wafer while the wafer or wafers remain in situ within the reactor chamber. This both protects the electrostatic chuck (which is sensitive to particulate contamination) during the clean etch, and also maximizes throughput of the wafers being processed. An added benefit is obtained in that the oxygen plasma generated during the clean also has the effect of stripping the photoresist from over the previously etched wafer.
One prior art plasma clean is conducted in three steps when using a LAM 9100 type inductively coupled plasma etcher. In a first plasma cleaning step, top electrode power is provided at 600 Watts and the bottom at 200 Watts. O
2
feed is provided at 750 sccm for 15 seconds, with pressure being maintained at 15 mTorr. In the second step, top power is at 1750 Watts, bottom electrode is not biased (0 Watts), and O
2
feed is provided at 500 sccm for 20 seconds with pressure being maintained at 80 mTorr. In a third step, the pins of the electrostatic chuck are raised to lift the wafer(s), and the top power is provided at 1200 Watts, bottom electrode is not biased (0 Watts), and O
2
feed is provided at 500 sccm for 15 seconds with pressure being maintained at 80 mTorr.
However in the process of doing reactor clean etches, there is an approximate 0.025 micron or greater loss in the lateral direction of the contact. In other words, the contact openings within the insulating layer are effectively widened from the opening dimensions as initially formed. This results in an inherent increase in the critical dimension of the circuitry design. As contact openings become smaller, it is not expected that the photolithography processing will be able to adjust in further increments of size to compensate for this critical dimension loss.
Accordingly, it would be desirable to develop plasma etching methods which can be used to minimize critical dimension loss of contact openings, and/or achieve suitable reactor cleaning to remove the polymer from the internal surfaces of the etching chamber. Although the invention was motivated from this perspective, the artisan will appreciate other possible uses, with the invention only be limited by the accompanying claims appropriately interpreted in accordance with the Doctrine of Equivalents.
SUMMARY OF THE INVENTION
In but one aspect of the invention, a plasma etching method includes forming polymer material over at least some internal surfaces of a plasma etch chamber and forming polymer material over at least some surfaces of a semiconductor wafer received within the plasma etch chamber. Substantially all polymer material is plasma etched from the chamber internal surfaces while at least some polymer material remains on the wafer.
In another implementation, a semiconductor wafer is positioned on a wafer receiver within a plasma etch chamber. A photoresist layer has previously been formed thereon and has openings formed therethrough. First plasma etching is conducted through openings formed in the photoresist layer with a gas comprising carbon and a halogen to form openings in material on the wafer. A first polymer comprising carbon and the halogen forms over at least some internal surfaces of the plasma etch chamber during the first plasma etching. A second polymer is formed over the wafer and relative to the material openings to mask said material within the openings. After forming the first and second polymers and with the wafer in the chamber, substantially all the first polymer from chamber internal surfaces is plasma etched while the second polymer masks the material within the openings.
REFERENCES:
patent: 4397724 (1983-08-01), Moran
patent: 4436584 (1984-03-01), Bernacki et al.
patent: 4513021 (1985-04-01), Purdes et al.
patent: 4528066 (1985-07-01), Merkling, Jr. et al.
patent: 5026666 (1991-06-01), Hills et al.
patent: 5242538 (1993-09-01), Hamrah et al.
patent: 5310454 (1994-05-01), Ohiwa et al.
patent: 5356478 (1994-10-01), Chen et al.
patent: 5445712 (1995-08-01), Yanagida
patent: 5468686 (1995-11-01), Kawamoto
patent: 5514247 (1996-05-01), Shan et al.
patent: 5593540 (1997-01-01), Tomita et al.
patent: 5626775 (1997-05-01), Roberts et al.
patent: 5644153 (1997-07-01), Keller
patent: 5647953 (1997-07-01), Williams et al.
patent: 5679211 (1997-10-01), Huang
patent: 5679215 (1997-10-01), Barnes et al.
patent: 5681424 (1997-10-01), Saito et al.
patent: 5716494 (1998-02-01), Imai et al.
patent: 5756400 (1998-05-01), Ye et al.
patent: 5767021 (1998-06-01), Imai et al.
patent: 5780338 (1998-07-01), Jeng et al.
patent: 5788869 (1998-08-01), Dalton et al.
patent: 5798303 (1998-08-01), Clampitt
patent: 5814888 (1998-09-01), Nishioka et al.
patent: 5817578 (1998-10-01), Ogawa
patent: 5830279 (1998-11-01), Hackenberg
patent: 5843226 (1998-12-01), Zhao et al.
patent: 5843239 (1998-12-01), Shrotriya
patent: 5843847 (1998-12-01), Pu et al.
patent: 5865938 (1999-02-01), Peeters et al.
patent: 5868853 (1999-02-01), Chen et al.
patent: 5872061 (1999-02-01), Lee et al.
patent: 5873948 (1999-02-01), Kim
patent: 5879575 (1999-03-01), Tepman et al.
patent: 5933759 (1999-08-01), Nguyen et al.
patent: 5935340 (1999-08-01), Xia et al.
patent: 5950092 (1999-09-01), Figura et al.
patent: 5965463 (1999-10-01), Cui et al.
patent: 5968844 (1999-10-01), Keller
patent: 6010967 (2000-01-01), Donohoe et al.
patent: 6093655 (2000-07-01), Donohue et al.
patent: 6103070 (2000-08-01), Hong
patent: 6117764 (2000-09-01), Figura et al.
patent: 6127278 (2000-10-01), Wang et al.
patent: 6136211 (2000-10-01), Qian et al.
patent: 6143665 (2000-11-01), Hsieh
patent: 6200412 (2001-03-01), Kilgore et al.
patent: 6235213 (2001-05-01), Allen, III
patent: 6258728 (2001-07-01), Donohoe et al.
patent: 6277759 (2001-08-01), Blalock et al.
patent: 6434327 (2002-08-01), Gronet et al.
U.S. patent application Ser. No. 09/516,635, Allen, filed Mar. 1, 2000.
U.S. pat
Donohoe Kevin G.
Stocks Richard L.
Kunemund Robert
Vinh Lan
Wells St. John P.S.
LandOfFree
Plasma etching methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plasma etching methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plasma etching methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3100177