Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2000-07-12
2003-08-05
Everhart, Caridad (Department: 2825)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S787000, C438S664000, C438S906000
Reexamination Certificate
active
06602785
ABSTRACT:
TECHNICAL FIELD
This invention relates to methods of forming a conductive silicide layer on a silicon comprising substrate and to methods of forming a conductive silicide contact.
BACKGROUND OF THE INVENTION
In the processing of integrated circuits, electrical contact is typically made to isolated active device regions formed within a wafer substrate typically comprising monocrystalline silicon. The active regions are typically connected by high electrically conductive paths or lines which are fabricated above an insulating material formed over the substrate surface. Further, electrical contact is also typically made to other conductive regions received outwardly of the bulk wafer, such as to conductive lines, contact plugs and other devices. To provide electrical connection between two conductive regions, an opening in an insulating layer is typically etched to the desired regions to enable subsequently formed conductive films to connect with such regions. Where the desired region comprises silicon, conductance can be greatly enhanced by forming a conductive metal silicide interface with the silicon region.
The drive for integrated circuits of greater complexity, performance and reduced size has driven designers to shrink the size of devices in the horizontal plane. Yet to avoid excessive current density, the horizontal scaling has not necessarily been accompanied by a reduction in the vertical dimension. This has resulted in an increase of the ratio of device height to device width, something generally referred to as aspect ratio, and particularly with respect to contact openings.
Increased aspect ratio can result in difficulties in the overall etching process typically used to etch openings through insulating materials for making an electrical contact. For example, one common insulating material within or through which electrical contact openings are etched is borophosphosilicate glass (BPSG). Photoresist is typically deposited and patterned over the BPSG to produce openings which will be transferred by subsequent etch to the BPSG. A typical process for etching a contact opening in BPSG includes dry anisotropic etching, with or without plasma. At the conclusion of the etch, the photoresist is stripped from the substrate. At the conclusion of the etch and during the strip, native silicon dioxide forms at the base of the contact opening on the silicon. The strip can have a tendency to transform this silicon dioxide into substoichiometric silicon dioxide. In the context of this document, “substoichiometric silicon dioxide” means SiO
x
, where “x” is greater than 0 and less than 2.
Oxides of silicon remaining at the base of contact openings can preclude a conductive contact from being formed. Such are typically contended with in one of two ways. For example, it is known that deposition of titanium into the base of a contact opening over silicon dioxide can result in suitable conductive silicide contacts being formed through the oxide upon silicidation anneal if the oxide is suitably thin. Alternately, silicon dioxide can be stripped with a quick wet etch (i.e., using HF or tetramethylammonium hydroxide solutions) or dry etch immediately prior to metal deposition. Unfortunately, such methods do not etch away the substoichiometric silicon dioxide to the degree the stoichiometric silicon dioxide is etched away. Further, silicidation even where the metal is directly deposited onto the oxide is not uniform across the contact where stoichiometric and substoichiometric silicon dioxide are both present. This can lead to varying thickness silicide being formed at the base of the contact, or no silicide in some locations, resulting in increased contact resistance or leakage to the substrate.
While the invention was principally motivated and resulted from achieving solutions to the above-identified problems, the invention is not so limited, with the scope being defined by the accompanying claims as literally worded and interpreted in accordance with the Doctrine of Equivalents.
SUMMARY
The invention includes methods of forming a conductive silicide layers on silicon comprising substrates, and methods of forming conductive silicide contacts. In one implementation, a method of forming a conductive silicide layer on a silicon comprising substrate includes reacting oxygen with silicon of a silicon comprising substrate to form oxides of silicon from silicon of the substrate. The oxides of silicon include stoichiometric silicon dioxide and substoichiometric silicon dioxide. The stoichiometric silicon dioxide and substoichiometric silicon dioxide are exposed to ozone to transform at least some of the substoichiometric silicon dioxide to stoichiometric silicon dioxide. After the exposing, a conductive metal silicide is formed in electrical connection with silicon of the silicon comprising substrate.
In one implementation, a method of forming a conductive silicide layer on a silicon comprising substrate includes reacting oxygen with silicon of a silicon comprising substrate to form oxides of silicon from silicon of the substrate. The oxides of silicon include stoichiometric silicon dioxide and substoichiometric silicon dioxide. The stoichiometric silicon dioxide and substoichiometric silicon dioxide are exposed to O
2
plasma to transform at least some of the substoichiometric silicon dioxide to stoichiometric silicon dioxide. After the exposing, a metal is reacted with silicon of the substrate to form a conductive metal silicide.
REFERENCES:
patent: 4396933 (1983-08-01), Mago et al.
patent: 4589928 (1986-05-01), Dalton et al.
patent: 4761384 (1988-08-01), Nappi et al.
patent: 5081056 (1992-01-01), Massali et al.
patent: 5111270 (1992-05-01), Tzeng
patent: 5334908 (1994-08-01), Zimmerman
patent: 5422300 (1995-06-01), Pfiester et al.
patent: 5474949 (1995-12-01), Hirao et al.
patent: 5527745 (1996-06-01), Dixit et al.
patent: 5573837 (1996-11-01), Roberts et al.
patent: 5629579 (1997-05-01), Zimmerman
patent: 5660681 (1997-08-01), Fukuda et al.
patent: 5723909 (1998-03-01), Yano et al.
patent: 5851892 (1998-12-01), Lojck et al.
patent: 5920104 (1999-07-01), Nayak et al.
patent: 5970362 (1999-10-01), Lyons et al.
patent: 5989718 (1999-11-01), Smith et al.
patent: 6020254 (2000-02-01), Taguwa
patent: 6037651 (2000-03-01), Hasegawa
patent: 42 28 679 (1992-08-01), None
patent: 198 40 236 (1998-09-01), None
patent: 198 47 641 (1998-10-01), None
patent: 0 715 343 (1994-08-01), None
patent: 515224 (1993-06-01), None
patent: 11-121397 (1999-04-01), None
S. Wolf et al. “Silicon Processing for the VLSI Era, vol. I” p. 669, Lattice Press (2000).*
Sumi et al.,New Silicidation Technology by SITOX (Silicidation Through Oxide) and Its Impaction Sub-half Micron MOS Devices, IEEE, pp. 249-252 (1990).
Gilton Terry
Sandhu Gurtej S.
Sharan Sujit
Everhart Caridad
Micro)n Technology, Inc.
Wells St. John P.S.
LandOfFree
Method of forming a conductive contact on a substrate and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a conductive contact on a substrate and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a conductive contact on a substrate and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3086442