Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2002-01-04
2003-09-16
Talbott, David L. (Department: 2827)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S666000, C438S672000
Reexamination Certificate
active
06620731
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to semiconductor manufacture, and specifically to a method for fabricating semiconductor components and interconnects with contacts on opposing sides.
BACKGROUND OF THE INVENTION
Semiconductor components include external contacts that allow electrical connections to be made from the outside to the integrated circuits contained on the components. A semiconductor die, for example, includes patterns of bond pads formed on the face of the die. Semiconductor packages, such as chip scale packages, also include external contacts. One type of semiconductor package includes solder balls arranged in a dense array, such as a ball grid array (BGA), or fine ball grid array (FBGA).
Typically, a component includes only one set of external contacts on either the face side (circuit side) or the back side of the component. However, it is sometimes necessary for a component to have external contacts on both sides. For example, for stacking a semiconductor package to another identical package, external contacts can be formed on the face of the package and on the back side as well. U.S. Pat. No. 6,271,056 to Farnworth et al. discloses this type of stackable package.
Interconnects configured to make electrical connections with semiconductor components also include external contacts. A wafer probe card is one type of interconnect adapted to make electrical connections between external contacts on a wafer under test, and test circuitry associated with a wafer handler. Another type of interconnect is adapted to electrically engage unpackaged dice, or chip scale packages, packaged within a test carrier. U.S. Pat. No. 5,541,525 to Wood et al. discloses this type of interconnect and test carrier.
In each of these examples, the interconnect includes external contacts for electrically engaging the external contacts on the semiconductor component. With a conventional needle probe card the external contacts comprise probe needles. With an interconnect used with a test carrier as described above, the interconnect contacts can comprise projections formed on a silicon substrate and covered with a conductive layer.
As with semiconductor components, the external contacts for an interconnect are often formed on both sides of the interconnect. For example, a probe card can include contacts on its face for electrically engaging the component, and contacts on its back side for electrically engaging spring loaded pins (e.g., “POGO PINS”) in electrical communication with test circuitry. U.S. Pat. No. 6,060,891 to Hembree et al. discloses this type of interconnect.
The present invention is directed to a method for fabricating semiconductor components and interconnects with contacts on opposing sides.
SUMMARY OF THE INVENTION
In accordance with the present invention, a method for fabricating semiconductor components and interconnects is provided. Also provided are improved components and interconnects fabricated using the method, and improved electronic assemblies and test systems incorporating the components and the interconnects.
Initially a substrate having a face side, an opposing back side and a plurality of substrate contacts on the face side. For fabricating semiconductor components, such as packages, the substrate can comprise a semiconductor die containing integrated circuits. The substrate contacts can comprise bond pads in electrical communication with the integrated circuits. For fabricating interconnects the substrate can comprise a semiconductor, a ceramic or a plastic. In addition, the substrate contacts can be dummies or omitted entirely.
The method also includes the step of forming vias through the substrate using a laser beam directed through the substrate contacts. The method also includes the steps of forming conductive members in the vias, and then forming external contacts on the face side and the back side of the substrate in electrical communication with the conductive members. The external contacts can also include a non-oxidizing layer which facilitates making permanent or temporary electrical connections with the external contacts. The external contacts on the face side and the back side can have matching patterns that allows identical components to be stacked to one another. Alternately the external contacts on the face side and the back side can be offset or redistributed with respect to one another.
A semiconductor component, such as a die, a package or a wafer, fabricated using the method, includes the substrate and the external contacts on the face side and the back side. The external contacts on the face side can be bonded to external contacts on the back side of an identical component to make a stacked assembly. An interconnect fabricated using the method includes the external contacts on the face side which can be configured to electrically engage a semiconductor component. The interconnect also includes external contacts on the back side which can be configured to electrically engage electrical connectors associated with test circuitry.
In an alternate embodiment of the method, the vias are initially formed as counter bores, and the conductive members are formed in the vias. The substrate is then thinned from the back side using a thinning process, such as chemical mechanical planarization (CMP) or etching, to expose the conductive members.
An electronic assembly includes multiple stacked components fabricated using the method. Another electronic assembly includes an interconnect fabricated using the method having semiconductor components attached to opposing sides. A test system for testing singulated components, such as dice and packages, includes a die level interconnect mounted to a test carrier configured to temporarily package the components. A test system for testing wafers, or other substrates containing multiple components, includes a wafer level interconnect mounted to a test apparatus such as a wafer prober.
REFERENCES:
patent: 5046239 (1991-09-01), Miller et al.
patent: 5063177 (1991-11-01), Geller et al.
patent: 5172050 (1992-12-01), Swapp
patent: 5229647 (1993-07-01), Gnadinger
patent: 5236551 (1993-08-01), Pan
patent: 5249450 (1993-10-01), Wood et al.
patent: 5404044 (1995-04-01), Booth et al.
patent: 5420520 (1995-05-01), Anschel et al.
patent: 5426072 (1995-06-01), Finnila
patent: 5483741 (1996-01-01), Akram et al.
patent: 5484647 (1996-01-01), Nakatani et al.
patent: 5487999 (1996-01-01), Farnworth
patent: 5528080 (1996-06-01), Goldstein
patent: 5541525 (1996-07-01), Wood et al.
patent: 5557844 (1996-09-01), Bhatt et al.
patent: 5578526 (1996-11-01), Akram et al.
patent: 5592736 (1997-01-01), Akram et al.
patent: 5607818 (1997-03-01), Akram et al.
patent: 5633122 (1997-05-01), Tuttle
patent: 5634267 (1997-06-01), Farnworth et al.
patent: 5674785 (1997-10-01), Akram et al.
patent: 5686317 (1997-11-01), Akram et al.
patent: 5716218 (1998-02-01), Farnworth et al.
patent: 5781022 (1998-07-01), Wood et al.
patent: 5783461 (1998-07-01), Hembree
patent: 5783865 (1998-07-01), Higashiguichi et al.
patent: 5796590 (1998-08-01), Klein
patent: 5801452 (1998-09-01), Farnworth et al.
patent: 5815000 (1998-09-01), Farnworth et al.
patent: 5834945 (1998-11-01), Akram
patent: 5869974 (1999-02-01), Akram et al.
patent: 5876580 (1999-03-01), Lykins
patent: 5878485 (1999-03-01), Wood et al.
patent: 5896036 (1999-04-01), Wood et al.
patent: 5915977 (1999-06-01), Hembree et al.
patent: 5929647 (1999-07-01), Akram et al.
patent: 5931685 (1999-08-01), Hembree et al.
patent: 5936847 (1999-08-01), Kazle
patent: 5952840 (1999-09-01), Farnworth et al.
patent: 5962921 (1999-10-01), Farnworth et al.
patent: 6013948 (2000-01-01), Akram et al.
patent: 6040702 (2000-03-01), Hembree et al.
patent: 6107109 (2000-08-01), Akram et al.
patent: 6107119 (2000-08-01), Farnworth et al.
patent: 6114240 (2000-09-01), Akram et al.
patent: 6162997 (2000-12-01), Memis
patent: 6294837 (2001-09-01), Akram et al.
patent: 6353328 (2002-03-01), Akram et al.
patent: 6356098 (2002-03-01), Akram et al.
patent: 6362637 (2002-03-01), Farnworth et al.
patent: 6400172
Farnworth Warren M.
Hembree David R.
Wood Alan G.
Gratton Stephen A.
Micro)n Technology, Inc.
Talbott David L.
Thai Luan
LandOfFree
Method for fabricating semiconductor components and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating semiconductor components and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating semiconductor components and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3082102