Transmission of signals synchronous to a common clock and...

Details Transmission of signals synchronous to a common clock and... Transmission of signals synchronous to a common clock and...

2001-11-06

2003-07-22

Myers, Paul R. (Department: 2181)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Protocol

C713S400000

Reexamination Certificate

active

06598103

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to the field of data transmission in computer systems.
BACKGROUND OF THE INVENTION
Modern computer systems typically include multiple agents each coupled to a system bus. Typically, the agents are integrated circuit packages with multiple interfaces coupling each agent to the bus. The agents may include, for example, processors, memory devices, mass storage devices, etc. In order for the computer system to operate properly, agents should be able to communicate effectively with each other via the bus.
Existing computer systems typically transfer data between components or agents in accordance with a predefined clocking scheme. A system bus clock typically clocks data out of a sending device and into a receiving device. Consequently, it takes at least one complete clock cycles of a system bus clock to transfer data from one device to another device.
However, data may also be transferred in a source synchronous fashion in order to increase the speed of data transmission. In source synchronous transmission, a strobe is sent with a data transmission. This strobe latches the data into the receiving device in a time period that is typically shorter than the period of the system bus clock.
The source synchronous latched protocol operates a bus at a greater frequency. For example, two chunks of data may be driven onto the bus in the time it would take to drive one chunk in common clock transmission.
As a result, it would be advantages to provide a system that transmits data using a source synchronous protocol while transmitting control signals using a common clock protocol in order to increase the bandwidth of transmitting data without a corresponding increase in the number of signals transmitted.
SUMMARY OF THE INVENTION
The present invention provides a method and apparatus for transferring data between bus agents in a computer system. The present invention includes transmitting a control signal, from a first agent to a second agent, via a first transfer protocol; and, transmitting data corresponding to the control signal, from the first agent to the second agent, via a second transfer protocol.


REFERENCES:
patent: 4353128 (1982-10-01), Cummiskey
patent: 4525849 (1985-07-01), Wolf
patent: 4807192 (1989-02-01), Nakano et al.
patent: 4908823 (1990-03-01), Haagens et al.
patent: 5280587 (1994-01-01), Shimodaira et al.
patent: 5359232 (1994-10-01), Eitrheim et al.
patent: 5381543 (1995-01-01), Blomgren et al.
patent: 5590369 (1996-12-01), Burgess et al.
patent: 5640599 (1997-06-01), Roskowski et al.
patent: 5682555 (1997-10-01), Yamamoto et al.
patent: 5727171 (1998-03-01), Iachetta, Jr.
patent: 5754825 (1998-05-01), Hausauer et al.
patent: 5802356 (1998-09-01), Gaskins et al.
patent: 5809291 (1998-09-01), Munoz-Bustamante
patent: 5826067 (1998-10-01), Fisch et al.
patent: 5829026 (1998-10-01), Leming et al.
patent: 5842029 (1998-11-01), Cohary et al.
patent: 5844858 (1998-12-01), Kyung
patent: 5893135 (1999-04-01), Hasbun et al.
patent: 5901304 (1999-05-01), Hwang et al.
patent: 5905391 (1999-05-01), Mooney
patent: 5919254 (1999-07-01), Pawlowski et al.
patent: 5964856 (1999-10-01), Wu et al.
patent: 5978869 (1999-11-01), Guthrie et al.
patent: 5999023 (1999-12-01), Kim
patent: 6092156 (2000-07-01), Schibinger et al.
patent: 6108736 (2000-08-01), Bell
patent: 6336159 (2002-01-01), MacWilliams et al.
G. Brent, T. Gregg, P. Oakhill, and M. S. Siegel, “Asynchronous Multi-Clock Bidirectional Buffer Controller,”IBM Technical Disclosure Bulletin, Jan. 1982, vol. 24 No. 8., pp. 4404-4406.
European Patent Office Search Report, Patent No.: 99 90 0759.
Patent Cooperation Treaty, PCT/US99/00199, International filing date, Jan. 5, 1999.
Dictionary of Computers, Information Processing and Tele Communications. 1987 pp. 31 and 623.
Accelerated Graphics Port Interface Specification, Revision 1.0.

Affiliated with

Also associated with

Rating

Transmission of signals synchronous to a common clock and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Transmission of signals synchronous to a common clock and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transmission of signals synchronous to a common clock and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3070775