Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2001-11-09
2003-09-02
Elmore, Reba I. (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S168000, C711S169000
Reexamination Certificate
active
06615326
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to high-performance memory controllers and more specifically relates to methods and structure for improved sequencing of precharge and activation commands in a high-performance SDRAM memory controller.
2. Discussion of Related Art
In present day digital electronic systems, high performance memory subsystems are comprised of a plurality of banks of memory with each bank comprising a plurality of memory chip devices. High-performance memory chip devices typically provide for burst modes of access to help optimize bandwidth utilization of the memory device by an associated master or controlling device. Generally a “burst” operation is one where a single read or write command may access a sequence of locations within the memory chip device in rapid succession without requiring further sequences of logic signals applied to the memory chip device to access each sequential location. Further, multiple banks of such memory chip devices may be operated in a variety of parallel fashions to overlap processing in one bank of memory with processing in other banks of memory. Such features are well-known in the art to improve performance of memory subsystems.
In general, present-day high-performance memory subsystems utilize a memory controller device between the master device intended to utilize the memory subsystem (i.e., a general purpose processor or other special-purpose processing devices) and the memory subsystem. Such a memory controller device is intended to shield the master device from details of a controlling the memory chip devices and the memory banks to achieve optimal memory subsystem performance. For example, such memory controller devices assume responsibility for controlling the memory chip devices to best utilize burst mode operations and further controlling the multiple banks of memory to permit significant overlap in processing memory operations among the plurality of banks.
A number of current high-performance memory subsystems utilize SDRAM (synchronous dynamic random access memory) memory chip devices as well as variants of such SDRAM devices that provided double data rate operations (i.e., DDR SDRAMs). As used herein, “SDRAM” refers to both standard SDRAM memory devices and DDR SDRAM memory devices. Features of the present invention as discussed further herein below are applicable to both types of SDRAM devices as well as other memory chip devices.
As is known in the art, industry standard specifications provide for a command structure in accessing SDRAM devices. For example, JEDEC standard JESD79 provides a standardized specification for commands used in accessing DDR SDRAM devices (published by the JEDEC Solid State Technology Association in June of 2000 and available publicly at www.jedec.org). Similar command structures are defined for access to all SDRAM devices as well as other types of memory chip devices. A memory controller device responds to memory operations requested by the master device and translates the request into appropriate SDRAM commands in an appropriate sequence to store or retrieve the requested data to or from the memory chip devices. The memory controller device therefore assumes responsibility for optimal use of available bandwidth for the memory devices.
Addressing a location (or sequence of locations) in a memory chip device involves selecting a column and a row (also referred to as a “page”). The standardized command structure for accessing SDRAM devices (and other memory chip devices) requires that the desired page or row of a memory device must be open or active prior to reading or writing data from or to a memory location in that page. An “activate” command is typically used to specify the page or row to be opened prior to issuance of a read or write command accessing locations within that page. Typically, the activate command also specifies which bank of a multibank memory subsystem is to be activated. An active or open page is closed or made inactive by a “precharge” operation. A typical sequence therefore involves closing a previously open page with a precharge command, opening a next page to be accessed with an activate command, and then issuing an appropriate read or write command to retrieve or store the desired data from or. to memory locations in the open page.
The synchronous nature of SDRAM devices generally requires that some command be present on the input signal paths of the memory chip devices at each clock pulse applied to the memory chip device. When a read or write command is issued that requests a burst of a number of sequential locations, one or more clock cycles may be applied to the memory chip device before another read or write operation is permitted. To assure that some command is applied to the input of the memory chip device, typical memory controller devices generate nop commands to fill the otherwise unused command sequences during burst cycles. Other sequences of commands also require application of nop commands during latency periods awaiting completion of an earlier issued command to the memory chip device. For example, there is typically a latency following issuance of an activate command before the specified page is open and ready for a read or write command. Such latency periods are typically filled with nop commands by memory controller devices.
It is a constant problem to improve memory bandwidth utilization to thereby improve overall system performance for an associated system. Methods and structures that improve memory subsystem bandwidth utilization are therefore desirable. In particular, it is desirable to reduce the latency between activation of a page of memory and access to the opened page.
SUMMARY OF THE INVENTION
The present invention solves the above and other problems, thereby advancing the state of useful arts, by providing methods and structure for inserting activate commands in place of nop commands generated by the memory controller device. In particular, methods and structure of the present invention determine that future read or write operations may require activation of a new page. In response to detecting a need for activation of another page in the near future, and appropriate activate command is inserted in place of a nop command in the standard sequence of commands issued to the SDRAM device.
Still more specifically, the present invention maintains a FIFO queue of activate commands pending for memory pages required by future read or write operations issued to an SDRAM memory device. The FIFO preferably has a depth equal to the number of banks in the multibank memory subsystem architecture. As future read or write operations are detected in the command stream issued to the memory controller for other banks of memory, an activate request will be queued in the FIFO for the corresponding page of the corresponding bank. As command sequences are generated by the memory controller for application to the SDRAM memory device, each nop command cycle may be replaced by an appropriate activate command for a next page to be accessed by future read or write commands sensed by the memory controller. The methods and structure of the present invention therefore help improve utilization of memory bandwidth in high-performance memory subsystems by inserting activate commands (also referred to herein as “hidden activates”) in advance of reading or writing of the associated open page. The required page will therefore be ready for access by an appropriate read or write command sooner than would otherwise be the case in a memory subsystem devoid of the present invention. This reduced latency between page activation and page access improves memory bandwidth utilization and hence overall system performance.
A first aspect of the invention provides a method operable in a memory controller for improving memory bandwidth utilization comprising the steps of: directing a first burst memory access command from the memory controller to a first bank of the multiple banks of memory in response to receipt of a first memory access
Elmore Reba I.
Lathrop & Gage
LSI Logic Corporation
LandOfFree
Methods and structure for sequencing of activation commands... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and structure for sequencing of activation commands..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and structure for sequencing of activation commands... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3070168