Electrically erasable programmable logic device

Details Electrically erasable programmable logic device Electrically erasable programmable logic device

2002-11-13

2003-09-09

Meier, Stephen D. (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S318000

Reexamination Certificate

active

06617637

ABSTRACT:

BACKGROUND OF INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device and related operation method. More particularly, the present invention relates to a single-poly electrically erasable programmable logic device (EEPLD) capable of implementing low-voltage data writing through a channel hot electron injection (CHEI) mechanism. The single-poly EEPROM according to this invention, which is compatible with standard CMOS fabrication processes and is thus suited for system-on-a-chip (SOC) field, has the advantages of low power consumption, high write/erase efficiency, and high packing density.
2. Description of the Prior Art
Electronic memory comes in a variety of forms to serve a variety of purposes.
Flash electrically erasable programmable read only memory (flash EEPROM) is used for easy and fast information storage in such devices as personal digital assistants (PDA), digital cameras and home video game consoles. Generally, an EEPROM chip has a grid of columns and rows with a cell that has two transistors at each intersection. One of the transistors is known as a floating gate, and the other one is the control gate. The floating gate's only link to the row, or word line, is through the control gate. As long as this link is in place, the cell has a value of 1. Changing the value to a 0 requires a well-known process called Fowler-Nordheimtunneling. It is often desirable to combine many functions on a single device, also referred to as system-on-a-chip (SOC), to reduce the number and cost of chips. Embedding flash memory in a CMOS device allows a single chip produced by a manufacturer to be configured for a variety of applications, and/or allows a single device to be configured by a user for different applications. To combine with standard CMOS process flow, single-poly flash memory devices have been developed.
FIG. 1
is a schematic, cross-sectional view of a prior art single-poly EEPLD cell
10
. As shown in
FIG. 1
, the EEPLD cell
10
comprises an NMOS structure
28
and a PMOS structure
30
. A field oxide layer
24
isolates the PMOS structure
30
from the NMOS structure
28
.The NMOS, structure
28
is formed on a P-type substrate
12
and comprises an NMOS gate
32
, an N
+
source region
14
, and an N
+
drain region
16
. The PMOS structure
30
is formed on an N-well
18
and comprises a PMOS floating gate
34
, a P
+
source region
20
, and a P
+
drain region
22
. A channel stop region
38
is obliquely implanted underneath the PMOS floating gate
34
for facilitating band-to-band hot electron injection into the PMOS floating gate. A conductor
36
directly electrically couples the NMOS gate
32
to the PMOS floating gate
34
. That is, there is a conductive current path from one gate to the other, as opposed to indirectly coupling, such as capacitively coupling. Both gates
32
and
34
are floating, that is, they are not directly electrically coupled to a voltage or current source or sink on the IC, and are at the same electrical potential. The conductor may be a polysilicon trace formed at the same time as the gates, or may be a metal or silicide conductor formed later in the fabrication sequence.
However, the above described prior art EEPLD cell
10
suffers from several drawbacks. First, the prior art EEPLD cell
10
consumes a lot of chip area since it is composed of a PMOS structure
30
and a NMOS structure
28
, and the extra field oxide layer
24
is needed for isolating the PMOS
30
form the NMOS
28
. Second, the prior art EEPLD cell
10
needs an extra channel stop region
38
and formation of conductor
36
for connecting two gates. This, in turns, means extra process steps and thus raised cost.
SUMMARY OF INVENTION
Accordingly, it is a primary object of the claimed invention to provide a high-density single-poly memory device that consumes small per unit chip area. The single-poly memory device according to this invention can be operated under a relatively low voltage Thus, a low power consumption flash memory can be obtained.
It is another object of the claimed invention to provide a high-density single-poly EEPROM device which is power saving and can be fabricated with conventional CMOS process sequences.
According to the claimed invention, an electrically erasable programmable logic device (EEPLD) is disposed in a P type semiconductor substrate. An N type well is formed on the P type semiconductor substrate. A first PMOS transistor is formed on the N well. The first PMOS transistor comprises a floating gate, a first P
+
doped region serving as a drain of the first PMOS transistor, and a P
−
doped region, which serves as a source of the first PMOS transistor, encompassing an N
+
doped region for erasing the first PMOS transistor. A second PMOS transistor is also formed on the N well and serially connected to the first PMOS transistor. The first P
+
doped region functions as a source of the second PMOS transistor, and the second PMOS transistor further comprises a select gate and a second P
+
doped region serving as a drain of the second PMOS transistor. The EEPLD according to this invention utilizes channel hot electron injection to carry out a data write operation, while using a Band-to-Band tunneling hot hole injection to carry out a data erase operation.


REFERENCES:
patent: 6512700 (2003-01-01), McPartland et al.
patent: 6545311 (2003-04-01), Shukuri et al.
patent: 6570212 (2003-05-01), Mehta et al.
patent: 0612107 (1993-02-01), None

Affiliated with

Also associated with

Rating

Electrically erasable programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrically erasable programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrically erasable programmable logic device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3067567