Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2000-08-28
2003-09-16
Lefkowitz, Sumati (Department: 2189)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S112000, C710S039000
Reexamination Certificate
active
06622194
ABSTRACT:
FIELD OF THE INVENTION
This invention is generally related to the use of multiple-bus architectures in electronic systems to achieve higher bandwidth connections.
BACKGROUND
A bus serves as a low cost and versatile, shared communication link between the devices of an electronic system. The bus defines a single interconnection scheme, so that new devices that connect to the bus can be developed and easily added to the system. The cost is low since a single set of wires or other media are shared by the devices. However, the bus does create a communication bottleneck especially when there are a relatively large number of devices that may need to be connected to it.
In some electronic systems, an integrated circuit (IC) that acts as a concentrator is connected to multiple other ICs that act as expanders. An example of a concentrator is a bridge that can interface a processor-memory bus on one side, to multiple expander devices on another side. The expander devices connect to input/output (I/O) buses, and can implement functions that are either optional in the system or too costly to integrate into a single IC die.
Each expander device may be connected to the concentrator by a single bus, and by using a split transaction bus protocol. In such a protocol, the full transaction, e.g. read or write, is broken into two parts: a request packet and a completion packet. For instance, in a read transaction, the expander issues a request packet that specifies an address from which to read data. Next, once the data has been read by the concentrator, a completion packet is sent to the expander enclosing the read data. Thus, such a bus protocol provides higher bandwidth, because the bus is available for other transactions during the time the concentrator is accessing the read data. However, a split transaction bus usually has higher latency as compared to a fully tenured bus in which a bus agent holds the bus while waiting for the read data to become available.
One way to increase the bus bandwidth between two devices is to use multiple buses as completely separate entities. In that case, each full transaction, including request and completion packets, is performed on a single bus, and transactions are alternately fed to one bus and then the other. Another solution is to use a pair of oppositely directed, unidirectional buses. Finally, bandwidth can be increased by simply enlarging the data handling portion of a single bus.
REFERENCES:
patent: 5613078 (1997-03-01), Kishigami
patent: 5717875 (1998-02-01), Cutlerywala et al.
patent: 5872944 (1999-02-01), Goldrian et al.
patent: 5930484 (1999-07-01), Tran et al.
patent: 6088370 (2000-07-01), Bell
patent: 6108736 (2000-08-01), Bell
patent: 6173348 (2001-01-01), Hewitt
patent: 6202116 (2001-03-01), Hewitt
patent: 6457085 (2002-09-01), Reddy
Patterson, David A. et al., “Computer Architecture A Quantiative Approach”, Second Edition 1996, pp. 496-504, Morgan Kaufmann Publishers, Inc., San Francisco, California USA.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Lefkowitz Sumati
LandOfFree
Efficient use of multiple buses for a scalable and reliable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Efficient use of multiple buses for a scalable and reliable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient use of multiple buses for a scalable and reliable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3058904