Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2000-03-21
2003-01-21
Wong, Peter (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S051000, C710S052000, C711S211000, C365S189020, C365S230020, C713S600000
Reexamination Certificate
active
06510483
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to memory devices generally and, more particularly, to a circuit, architecture and method for reading an address counter and/or matching a bus width through one or more synchronous ports.
BACKGROUND OF THE INVENTION
Multi-port memory devices are used in many different applications to communicate and share data between two or more systems. When two or more of the systems have buses of different size, some method of bus matching must be employed. One conventional approach is to use some form of external logic. Memory devices with external bus matching capability can, in a particular example, transfer four “bytes” (9 bits/“byte”) of data in the standard x36 format (e.g., “long-word”) as well as x18 (e.g., “word”) and x9 (e.g., “byte”) formats.
SUMMARY OF THE INVENTION
The present invention concerns an apparatus comprising a first circuit, a second circuit, and a third circuit. The first circuit may be configured to select (i) a counter address signal (to be read back), (ii) a first data signal (e.g., pipelined), or (iii) a second data signal (e.g., flow-through) as an output signal in response to one or more first control signal(s). The second circuit may be configured to generate (i) the counter address signal and (ii) a cycle identification signal in response to an internal address signal and one or more second control signal(s). The third circuit may be configured to generate one or more I/O control signal(s) in response to the cycle identification signal, one or more bus matching format control signal(s), and one or more counter read-back control signal(s). The one or more I/O control signal(s) may determine the format of the output signal.
The objects, features and advantages of the present invention include providing a circuit, architecture, and method for reading an address counter and/or matching a bus width through one or more synchronous ports that may: (i) place internal address information on the I/O lines of a memory device in the same manner as data from the memory array; (ii) use the I/O multiplexer buffer to select between address information, flow-through data, and pipelined data; (iii) output the internal address information using one or two clock cycles depending on the user-controlled external I/O bus format as set by bus-matching specific external signals; (iv) internally control the number of cycles and specific multiplexing scheme for outputting internal address information; and/or (v) register the internal address information and then read the information out in subsequent clock cycles, depending on the bus-matching format and/or the active synchronous operation mode (e.g., flow-through or pipelined).
REFERENCES:
patent: 5548786 (1996-08-01), Amini et al.
patent: 5590287 (1996-12-01), Zeller et al.
patent: 6044412 (2000-03-01), Evoy
Allan James
Gross Eric
Hamadeh Emad
Manning Robert
Rezeanu Stefan-Cristian
Cypress Semiconductor Corp.
Maiorana P.C. Christopher P.
Vu Trisha
Wong Peter
LandOfFree
Circuit, architecture and method for reading an address... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit, architecture and method for reading an address..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit, architecture and method for reading an address... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3044778