Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2000-07-07
2003-07-01
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06588004
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to techniques for designing integrated circuits (ICs). Specifically, the present invention relates to the use of a software graphic editor for designing logic devices using one or more high level block diagrams.
Despite the prevalence of sophisticated design software and automated manufacturing techniques, the first step in designing often involves a hand drawn block diagram in a designer's notebook. The hand drawn block diagram is typically used as a tool for organizing the thoughts of the designer as to the high-level architecture and functionalities of the device but is not typically used as a software design entry point. In fact, several levels of such hand drawn block diagrams of increasing detail are often employed until the level of detail reaches a point where currently available software design tools can provide design elements having the requisite functionalities.
There are computer aided drawing (CAD) tools with which a designer can create such block diagrams in a graphical user interface. However, such CAD tools do not interface with the design tools used for defining the circuit level implementation of the blocks in the block diagram. Even with an electronically created block diagram, unrelated design files must be created for the implementation of the individual blocks of the diagram. That is, a block diagram created with a currently available CAD tool is about as useful as a hand drawn block diagram with regard to the circuit level implementation of a design.
It is therefore apparent that there is a need for a design tool which will enable the designer not only to create high level block diagrams, but to actually use these diagrams in the software environment as a design entry point, and moreover to use the diagrams in conjunction with existing design tools to implement gate level design.
SUMMARY OF THE INVENTION
According to the present invention a graphic editor is provided which enables IC designers to create and use block diagrams of varying levels of detail as design entry points, and to use these block diagrams in conjunction with a wide variety of existing design file editors, e.g., AHDL, VHDL, and Verilog editors, to implement down to gate level design. Rather than drawing a block diagram in a notebook, the designer uses the graphic editor of the present invention to create the block diagram on his workstation screen using visual representations selected in the editor's graphical user interface (GUI). The designer specifies input and outputs for each block in the diagram and interconnects the blocks with generalized conduits each representing one or more of the actual connections between the blocks. The designer then specifies the signal names in the conduits and maps the signal names to the inputs and outputs of the various blocks.
If necessary, the designer may use the editor in much the same way to create increasingly detailed block diagrams corresponding to each of the blocks in a higher level diagram. A separate graphic design file is created for each block diagram on each level of the architecture hierarchy. Once the designer has specified the design to a sufficient level of detail, he can create a circuit level implementation of the blocks in any of a variety of design file formats using a variety of design file editors including, for example, AHDL, VHDL, and Verilog editors. According to a specific embodiment of the invention, the block diagrams created using the graphic editor of the present invention are employed in combination with design file templates to create design files in the design file format favored by the individual designer. That is, using the block specifications in the block diagram and a design file template of a particular format, an incomplete design file is created in the desired format within which the designer may then specify the function of the corresponding block.
Thus, according to the present invention, a method is described for designing a circuit using graphic editor software. A graphic design file is generated corresponding to a block diagram created in a graphical user interface associated with the graphic editor software. The block diagram includes a plurality of blocks and a plurality of conduits interconnecting the blocks. A block design file is generated in one of a plurality of formats for each of selected ones of the plurality of blocks in the block diagram. Each of the block design files corresponds to an implementation of its corresponding block. Modifications to any of the graphic design file and the block design files are incorporated into each other under software control.
REFERENCES:
patent: 4768087 (1988-08-01), Taub et al.
patent: 4916738 (1990-04-01), Chandra et al.
patent: 5008814 (1991-04-01), Mathur
patent: 5050091 (1991-09-01), Rubin
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5155836 (1992-10-01), Jordan et al.
patent: 5155837 (1992-10-01), Liu et al.
patent: 5206939 (1993-04-01), Yanai et al.
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5278769 (1994-01-01), Bair et al.
patent: 5301318 (1994-04-01), Mittal
patent: 5335320 (1994-08-01), Iwata et al.
patent: 5367468 (1994-11-01), Fukusawa et al.
patent: 5418728 (1995-05-01), Yada
patent: 5422833 (1995-06-01), Kelem et al.
patent: 5423023 (1995-06-01), Batch et al.
patent: 5436849 (1995-07-01), Drumm
patent: 5442790 (1995-08-01), Nosenchuck
patent: 5463563 (1995-10-01), Bair et al.
patent: 5499192 (1996-03-01), Knapp et al.
patent: 5513124 (1996-04-01), Trimberger et al.
patent: 5524253 (1996-06-01), Pham et al.
patent: 5526517 (1996-06-01), Jones et al.
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5572436 (1996-11-01), Dangelo et al.
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5574655 (1996-11-01), Knapp et al.
patent: 5594657 (1997-01-01), Cantone et al.
patent: 5604680 (1997-02-01), Bamji et al.
patent: 5623418 (1997-04-01), Rostoker et al.
patent: 5625565 (1997-04-01), Van Dyke
patent: 5661660 (1997-08-01), Freidin
patent: 5673198 (1997-09-01), Lawman et al.
patent: 5691912 (1997-11-01), Duncan
patent: 5696454 (1997-12-01), Trimberger
patent: 5715387 (1998-02-01), Barnstijn et al.
patent: 5721912 (1998-02-01), Stepczyk et al.
patent: 5737234 (1998-04-01), Seidel et al.
patent: 5745748 (1998-04-01), Ahmad et al.
patent: 5761079 (1998-06-01), Drumm
patent: 5790416 (1998-08-01), Norton et al.
patent: 5801958 (1998-09-01), Dangelo et al.
patent: 5805861 (1998-09-01), Gilbert et al.
patent: 5809145 (1998-09-01), Slik et al.
patent: 5812847 (1998-09-01), Joshi et al.
patent: 5819072 (1998-10-01), Bushard et al.
patent: 5848263 (1998-12-01), Oshikiri
patent: 5850348 (1998-12-01), Berman
patent: 5867691 (1999-02-01), Shiraishi
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5878225 (1999-03-01), Bilansky et al.
patent: 5896521 (1999-04-01), Shackleford et al.
patent: 5901066 (1999-05-01), Hong
patent: 5903475 (1999-05-01), Gupte et al.
patent: 5909545 (1999-06-01), Frese, II et al.
patent: 5953236 (1999-09-01), Hossain et al.
patent: 5983277 (1999-11-01), Heile et al.
patent: 6014506 (2000-01-01), Hossain et al.
patent: 6110223 (2000-08-01), Southgate et al.
patent: 0703531 (1996-03-01), None
patent: 92/09160 (1992-05-01), None
patent: 96/32679 (1996-10-01), None
patent: 97/48044 (1997-12-01), None
Summit Design Inc., Visual HDL for Verilog Short Course,: Sep. 19, 1996, pp. 1-167,IEEE.
Spang, III et al. (“The BEACON block-diagram environment” World Congress of the International Federation of Automatic Control, vol. 2, Robust Control, Design and Software, pp. 749-754, Jan. 1, 1994).
Rimvall et al. (“An open architecture code generation using the BEACON CACE environment”, Proceedings of IEEE/IFAC Joint Symposium on Computer-Aided Control System Design, Mar. 7, 1994, pp. 315-320).
Girardi et al. (“A register transfer level schematic editor and simulator interface”, CSELT Technical Reports, vol. 13, No. 6, pp. 403-409, Nov. 1, 1995.
Bershad, et al., “Lightweight Remote Procedure Call,”ACM Transactions on Computer Systems, 8:1, pp. 37-
Southgate Timothy J.
Wenzler Michael
Altera Corporation
Beyer Weaver & Thomas LLP
Kik Phallaka
LandOfFree
Graphic editor for block diagram level design of circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Graphic editor for block diagram level design of circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Graphic editor for block diagram level design of circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3034703