Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package
Reexamination Certificate
2001-04-06
2003-03-04
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
C324S755090, C219S209000, C257S685000, C257S686000, C257S780000, C257S784000
Reexamination Certificate
active
06528869
ABSTRACT:
BACKGROUND
1. Field of the Invention
The present invention relates to packages for semiconductor chips or other electronic devices.
2. Description of the Related Art
Ball grid array (BGA) packages are used for many types of semiconductor chips, including vision and micro-electromechanical (MEM) chips, for various applications. A typical BGA package for a semiconductor chip includes a printed circuit board substrate upon which the chip is mounted. The printed circuit board includes a core sheet of a glass-fiber filled epoxy laminate. Conductive metal traces are provided on upper and lower surfaces of the core layer. The chip is electrically connected to the upper traces by bond wires or the like. Metal vias electrically connect the upper and lower circuit traces through the substrate. The circuit traces on the lower surface of the substrate each extend from one of the vias to a planar metal ball land. A metal ball (e.g., solder ball) is fused to each of the ball lands. The metal balls serve as input/output (I/O) terminals for the package. A hardened encapsulant material covers the chip and a portion of the upper surface of the printed circuit board substrate.
The above-described package has numerous drawbacks. First, it is relatively expensive to make, due to the relatively complex printed circuit board substrate. Second, the contact area between each metal ball and its respective land is small, leading to decreased reliability as the contact area reduces with the finer contact pitches of successive generations. Third, the fused connection between each of the metal balls and its respective ball land is subject to shearing forces that can result in package failure due to an open circuit. Accordingly, a less expensive, more reliable package is desirable.
SUMMARY
The present invention involves packages that include a semiconductor chip mounted on a molded plastic substrate. The molded plastic substrate includes a plurality of indentations, each having a metal lining, in a first side thereof. A plurality of reflowable metal contacts, which may be in the form of solder balls, are each placed within a respective one of the indentations and fused to the metal lining of the indentation. The reflowable metal contacts serve as I/O terminals of the package. The substrate further includes a plurality of conductive paths each electrically connected between the chip and the metal contact of a respective one of the indentations. Each indentation may further include one or more projections that are also covered by the metal lining therein. The projections extend into the metal contact.
By comparison to conventional BGA packages, the packages of the present invention avoid the high cost of a printed circuit board through the use of a molded plastic substrate. In addition, the metal contacts (e.g., balls) are protected from shearing off the substrate by their placement in the indentations. In addition, the indentations, including any projections therein, increase the metalized surface area of the substrate to which the metal balls are fused, which results in a stronger bond between the substrate of the package and the metal contacts. The present invention thus can increase package yields and package reliability compared to prior art methods.
These and other aspects and features of the present invention will be better understood in view of the following detailed description of the exemplary embodiments and the drawings thereof.
REFERENCES:
patent: 5104480 (1992-04-01), Wojnarowski et al.
patent: 5838060 (1998-11-01), Comer
patent: 6172423 (2001-01-01), Lee
patent: 6188232 (2001-02-01), Akram et al.
patent: 6329637 (2001-12-01), Hembree et al.
Glenn Thomas P.
Hollaway Roy D.
Amkor Technology Inc.
Parsons James E.
Skjerven Morrill LLP
Tran Mai-Huong
Wasson Robert D.
LandOfFree
Semiconductor package with molded substrate and recessed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor package with molded substrate and recessed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor package with molded substrate and recessed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3012179