Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-05-31
2003-03-04
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S347000, C257S349000, C257S351000, C257S354000, C257S621000, C257S758000
Reexamination Certificate
active
06528853
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and semiconductor structure for implementing dual plane body contacts for silicon-on-insulator (SOI) transistors.
1. Related Application
A related U.S. patent application Ser. No. 09/478,037, entitled “IMPLEMENTING CONTACTS FOR BODIES OF SEMICONDUCTOR-ON-INSULATOR (SOI) TRANSISTORS”, by Todd Alan Christensen and John Edward Sheets II filed on Jan. 5, 2000, the same day as the present patent application.
2. Description of the Related Art
Silicon-on-insulator (SOI) technology is an enhanced silicon technology currently being utilized to increase the performance of digital logic circuits. By utilizing SOI technology designers can increase the speed of digital logic integrated circuits or can reduce their overall power consumption. These advances in technology will lead to the development of more complex and faster computer integrated circuits that operate with less power.
Silicon-on-insulator (SOI) transistors are built in a thin layer of silicon on top of a buried insulator, typically silicon dioxide, with bulk silicon below the buried insulator.
FIGS. 1 and 2
illustrate a conventional SOI transistor.
FIG. 1
illustrates a cross section through the width of a traditional SOI transistor. The SOI transistor has a polysilicon gate, a gate oxide over a thin silicon layer with isolation oxide, over a buried oxide, over the bulk silicon substrate. Performance of SOI transistors is increased due to reduced diffusion capacitance and due to floating body properties resulting in lower transistor threshold voltages. Since the voltage of the floating body can vary over time, the threshold voltage also varies. There are situations and circuits in which this effect is very undesirable. In these cases, there are known structures that can be used to connect the body of the SOI transistor to a known voltage. However, the known structures add much capacitance to the device, particularly gate capacitance, thus degrading the performance of these transistors so that is worse than a traditional bulk transistor.
FIG. 2
illustrates a traditional body contact of a SOI transistor. Increased polysilicon area is needed to fabricate the traditional body contact. The increased polysilicon results in a large increase in capacitance of the SOI transistor, thus degrading performance.
The above-identified related patent application discloses a method for fabricating a body contact by using the bulk silicon as a connection through the buried oxide. This limits the use of a body contact to just one device type, N-channel field effect transistor (NFET) or P-channel field effect transistor (PFET) and to one voltage. A need exists for improved mechanism for implementing body contacts for silicon-on-insulator (SOI) transistors to allow connection to both NFETs and PFETs and to different voltages.
SUMMARY OF THE INVENTION
A principal object of the present invention is to provide a method and semiconductor structure for implementing dual plane body contacts for silicon-on-insulator (SOI) transistors. Other important objects of the present invention are to provide such a method and semiconductor structure for implementing dual plane body contacts for silicon-on-insulator (SOI) transistors without substantial negative effect and that overcome many of the disadvantages of prior art arrangements.
In brief, a method and semiconductor structure are provided for implementing dual plane body contacts for silicon-on-insulator (SOI) transistors. A bulk silicon substrate is provided. A deep ion implant layer is implanted to reside below an oxide insulator. An oxygen implant layer is implanted while applying a mask to block the oxygen implant layer in selected regions. The selected regions provide for body contact for the SOI transistors. Holes are formed extending into the deep ion implant layer and the bulk silicon substrate. The holes are filled with an electrically conductive material to create stud contacts to the deep ion implant layer and the bulk silicon substrate.
REFERENCES:
patent: 4396933 (1983-08-01), Magdo et al.
patent: 4700454 (1987-10-01), Baerg et al.
patent: 4814287 (1989-03-01), Takemoto et al.
patent: 5008723 (1991-04-01), van der Have
patent: 5116771 (1992-05-01), Karulkar
patent: 5185535 (1993-02-01), Farb et al.
patent: 5315144 (1994-05-01), Cherne
patent: 5360752 (1994-11-01), Brandy et al.
patent: 5376561 (1994-12-01), Vu et al.
patent: 5559368 (1996-09-01), Hu et al.
patent: 5627395 (1997-05-01), Wiek et al.
patent: 5670388 (1997-09-01), Machesney et al.
patent: 5702963 (1997-12-01), Vu et al.
patent: 5712173 (1998-01-01), Liu et al.
patent: 5773328 (1998-06-01), Blanchard
patent: 5795800 (1998-08-01), Chan et al.
patent: 5804858 (1998-09-01), Hsu et al.
patent: 5811855 (1998-09-01), Tyson et al.
patent: 5818085 (1998-10-01), Hsu et al.
patent: 5821575 (1998-10-01), Mistry et al.
patent: 5877046 (1999-03-01), Yu et al.
patent: 5889293 (1999-03-01), Rutten et al.
patent: 6013936 (2000-01-01), Colt, Jr.
patent: 6072224 (2000-06-01), Tyson et al.
patent: 6110769 (2000-08-01), Son
patent: 6121659 (2000-09-01), Christensen et al.
patent: 6143582 (2000-11-01), Vu et al.
patent: 6188122 (2001-02-01), Davari et al.
patent: 6215155 (2002-04-01), Wollesen
patent: 552 697 (1993-07-01), None
patent: 3-53534 (1991-03-01), None
patent: 2000332101 (2000-11-01), None
patent: WO 93/20587 (1993-10-01), None
Christensen Todd Alan
Sheets, II John Edward
Flynn Nathan J.
International Business Machines - Corporation
Pennington Joan
Sefer Ahmed N.
LandOfFree
Method and semiconductor structure for implementing dual... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and semiconductor structure for implementing dual..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and semiconductor structure for implementing dual... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3006198