Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-04-27
2002-10-15
Niebling, John F. (Department: 2812)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S330000, C257S332000
Reexamination Certificate
active
06465843
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
The present invention relates to a MOS transistor structure having a trench gate electrode and a reduced on resistance. An important aim in the development of MOS transistor structures, in particular for power transistors, is to reduce the on resistance of the transistor structure. This means that, on the one hand, the static power loss can be minimized and, on the other hand, higher current densities can be achieved, as a result of which smaller and cheaper semiconductor components can be used for the same overall current.
One known method for reducing the on resistance consists in using not a planar transistor structure but a transistor structure which has a trench gate electrode. The disadvantage of such transistor structures, however, is the occurrence of electric field spikes in the vicinity of the gate oxide of the trench electrodes, which, in the event of excessively high source-drain voltages due to avalanche in the adjoining silicon and injection of hot charge carriers, damage the gate oxide and lead to destruction of the component. A remedy to this problem disclosed in the prior art is to extend the body region below the trench gate electrode into the transistor structure. Such an arrangement is illustrated in FIG.
1
and can be gathered for example from WO 98/04004 or from U.S. Pat. No. 5,525,821. In this case, it may also be provided that, as illustrated in
FIG. 1
, a deep diffusion
8
having a relatively high doping concentration is provided in the body region, so that an avalanche breakdown takes place in the region of this deep diffusion
8
. The disadvantage of this transistor structure, however, is that precisely such a deep diffusion has a large lateral extent, which counteracts a reduction in the size of the transistor structures for the purpose of reducing the on resistance.
A further possibility for reducing the on resistance is described in U.S. Pat. No. 5,216,275, where a compensation principle is employed in order to produce a largely intrinsic layer in the turned-off case but a layer of high conductivity in the switched-on case. To that end, instead of a drift region, provision is made of a layer of laterally alternating n-type and p-type regions whose charges largely cancel one another out in the turned-off case.
However, this requires the production of not only a substrate layer, a body region, a source region and a gate electrode but also a separate, specially patterned layer as drift region, which increases the structural outlay of the transistor arrangement.
SUMMARY OF THE INVENTION
The object of the present invention, therefore, is to provide a MOS transistor structure having a trench gate electrode which makes it possible to reduce the on resistance in a simple and effective manner.
This object is achieved by means of the features of patent claim
1
. The features of patent claims
6
and
10
each describe a method according to the invention for fabricating a MOS transistor structure, particularly a MOS transistor structure as claimed in claims
1
to
5
. A further method according to the invention is described by claim
12
.
The MOS transistor structures according to the invention each have a highly doped substrate layer of a first conduction type, which defines a first surface of the transistor structure. A drain metallization layer is either provided directly on this first surface or, in the case of an IGBT, an anode zone may additionally be provided in this region, the corresponding metallization layer then being applied on said anode zone.
A body region of a second conduction type extends from a second surface of the transistor structure into the transistor structure. A source region of the first conduction type, which likewise extends from the second surface into the body region, is embedded in this body region.
Furthermore, a gate electrode extends from the second surface of the transistor structure into the transistor structure, and is arranged in a trench lined with a gate oxide. In this case, the trench has a depth which is smaller than the depth of the body region.
Finally, a drift region of the first conduction type is provided, which adjoins the bottom of the trench and extends as far as the substrate layer. In this case, this drift region may have, in particular in the region of the highly doped substrate layer, a lateral extent greater than the lateral extent of the trench of the gate electrode.
The solution according to the invention provides for the integral of the doping concentration of the body region in the lateral direction between two adjacent drift regions to be greater than or equal to the integral of the doping concentration in a drift region in the same lateral direction. The solutions according to the invention prevent an avalanche breakdown in the region of the trench gate electrode, at the same time a structure being provided whose structure size can be varied largely as desired. There are practically no obstacles to reducing the size of the transistor structures, as a result of which it is possible to increase the channel width per area and thus to reduce the on resistance. Moreover, relatively high doping of the body region and of the drift region is possible since the two regions are largely reciprocally depleted in the turned-off case and, consequently, a largely intrinsic region is produced which can effectively take up reverse voltages.
In the turned-on case, however, the increased doping concentration comes to fruition and results in a higher conductivity. This holds true particularly if the integral of the doping concentration of the body region in the lateral direction is equal to the integral of the doping concentration in the adjoining drift region in the same lateral direction. Practically complete reciprocal depletion of the two regions in the turned-off case is achieved here. By contrast, if the integral of the doping concentration of the body region is chosen to be greater than the integral of the doping concentration in the drift region, then a remainder of charge carriers remains in the body region in the turned-off case, whereby it can be ensured that a possible avalanche breakdown takes place in the region of the body region and not in the region of the trench gate electrode.
The present transistor structure is thus constructed significantly more simply than the structure from the prior art, specifically than the structure from U.S. Pat. No. 5,216,275, in which additional patterning of the drift region is also necessary. This is avoided in the case of the present invention by virtue of advantageous adaptation of the body region itself.
A preferred embodiment provides for the integral of the doping concentration in the body region in the lateral direction to be a maximum of 2×10
12
cm
−2
. This value generally lies in the region just below the breakdown charge, i.e. that charge in the corresponding body region in the case of which a breakdown would take place at the pn junction to the adjoining drift region before the region can be completely depleted. In order to avoid such a breakdown, the doping concentration is chosen to be correspondingly lower.
It may be provided that the body region is formed by an epitaxial layer. The drift region can then be implemented for example by means of implantation steps, diffusion steps or filling previously formed trenches with semiconductor material. In this respect, reference is made to the description below of various fabrication possibilities. Fabricating doped regions by filling trenches is disclosed in principle in U.S. Pat. No. 5,216,275.
In order, for example, to be able to make the threshold voltage in the channel region independent of the total charge of the body region, it may be provided that the doping concentration of the body region has a gradient. In this case, it is possible to provide a gradient in the lateral direction and/or a gradient in the vertical direction in the body region.
In a first method according to the invention for fabricating a MOS transistor structure, the fo
Hirler Franz
Werner Wolfgang
Greenberg Laurence A.
Infineon - Technologies AG
Lindsay Jr. Walter L.
Maybeck Gregory L.
Niebling John F.
LandOfFree
MOS-transistor structure with a trench-gate-electrode and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS-transistor structure with a trench-gate-electrode and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS-transistor structure with a trench-gate-electrode and a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2999586