Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
1998-10-23
2002-11-05
Verbrugge, Kevin (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C345S503000, C345S519000, C345S531000
Reexamination Certificate
active
06477623
ABSTRACT:
BACKGROUND
1. Field of the Invention
The present invention relates to special purpose circuitry for performing computer graphics computations. More specifically, the present invention relates to an architecture for a graphics controller embedded within a core logic unit of a computer system.
2. Related Art
The increasing power of computational circuitry has recently been applied to computer graphics applications, which manipulate graphical information for representing images on a computer system display. Computer graphics applications involve large volumes of data, which must be typically transformed through computationally-intensive numerical operations. In order to improve performance on these computer graphics applications, computer systems typically contain a dedicated piece of circuitry known as a “graphics controller” to perform computer graphics operations. This allows a computer system to off-load computationally-intensive graphics operations, such as 2-dimensional and 3-dimensional processing, from the central processing unit of the computer system onto the graphics controller. In spite of the improved performance provided by graphics controllers, the increasing computational requirements of computer graphics applications continue to push the capabilities of present computer system architectures.
This increasing demand for performance on computer graphics applications has been matched with corresponding performance increases in certain computer system components. (1) Graphics controllers are becoming increasingly more powerful as increasing integration densities allow faster and more sophisticated graphics processing circuitry to be incorporated onto a graphics controller chip. (2) Recent developments in memory system designs have greatly increased memory bandwidth. New memory architectures, such as Rambus and SyncLink, incorporate a synchronous clocked interface into each memory chip, thereby allowing data from within a page of memory to be clocked out of a memory chip in a continuous high-speed stream.
However, these increases in processing power and memory bandwidth have not been matched by a corresponding increase in a computer system's ability to move data between computer system components. For example, data transfers between processor and graphics controller, and between graphics controller and system memory are presently constrained by the bandwidth of the busses and/or data channels that couple these system components together.
To alleviate this problem, the Intel Corporation of Sunnyvale, Calif. has recently developed the Accelerated Graphics Port (AGP) architecture to handle communications between a graphics controller and the rest of the computer system. The AGP standard specifies a 32-bit, 133 MHz bus between the graphics controller and the computer system. An AGP bus can be used in a number of ways. For example, if texture map data for a graphics application cannot fit into a local frame buffer attached the graphics controller, the texture map data can instead be stored in system memory, where it can be accessed by the graphics controller through the AGP. Unfortunately, as the processing power of graphics controllers continues to increase, and as system memory bandwidth continues to increase, communication channels, such as AGP, are becoming a bottleneck to performance in computer graphics applications.
What is needed is a computer system architecture that facilitates high-bandwidth data transfers between a graphics controller and other computer systems components.
SUMMARY
The present invention provides a method for operating a core logic unit including an embedded graphics controller. This method facilitates high-bandwidth communications between the graphics controller and other computer system components, such as the processor and the system memory. Thus, one embodiment of the present invention provides a method for operating a core logic unit with an embedded graphics controller. This method includes receiving processor communications from a processor through a processor interface in the core logic unit, and transferring the processor communications through a switch to a graphics controller located in the core logic unit. It also includes receiving memory communications from a system memory through a memory interface in the core logic unit, and transferring the memory communications through the switch to the graphics controller. These processor communications and graphics communications are used to perform graphics computations in the graphics controller. Another embodiment of the present invention provides a method for translating memory addresses. This method includes receiving a first address as part of a memory operation directed to a system memory, and comparing the first address to a reserved range of addresses for storing graphics data. If the first address falls within the reserved range of addresses, the method translates the first address into a second address in the system memory, and uses the second address to perform the operation. If the first address does not fall within the reserved range of addresses, the method uses the first address to perform the operation.
REFERENCES:
patent: 5905509 (1999-05-01), Jones et al.
patent: 5941968 (1999-08-01), Mergard et al.
patent: 6108014 (2000-08-01), Dye
patent: 6148357 (2000-11-01), Gulick et al.
patent: 6151651 (2000-11-01), Hewitt et al.
patent: 6179489 (2001-01-01), So et al.
Via Technologies, Inc. VT8501 Apollo MVP4 datasheet, rev. 1.3, 7/98, pp. 1-11, Jul. 1998.*
Accelerated Graphics Port Interface Specification. Rev. 1.0. Intel Corp. Jul. 31, 1996. pp. 1-8.
Micro)n Technology, Inc.
Park Vaughan & Fleming LLP
Verbrugge Kevin
LandOfFree
Method for providing graphics controller embedded in a core... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for providing graphics controller embedded in a core..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for providing graphics controller embedded in a core... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2981541