Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
1999-01-19
2002-06-18
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06408422
ABSTRACT:
FIELD OF THE INVENTION
The present invention generally relates to mapping logic to resources in a programmable logic device, and more particularly to remapping combinations of previously mapped logic modules.
BACKGROUND OF THE INVENTION
Field programmable gate arrays (FPGAs), first introduced by Xilinx, Inc. in the 1980's, are becoming increasingly popular devices for use in electronics systems. For example, communications systems employ FPGAs in large measure for their re-programmability. In general, the use of FPGAs continues to grow at a rapid rate, because they permit relatively short design cycles, reduce costs through logic consolidation, and offer flexibility in their re-programmability. One such FPGA, the Xilinx XC4000™ Series FPGA, is described in detail in pages 4-5 through 4-69 of the Xilinx 1998 Data Book entitled “The Programmable Logic Data Book 1998”, published in 1998 and available from Xilinx, Inc., 2100 Logic Drive, San Jose, Calif. 95124, which pages are incorporated herein by reference. (Xilinx, Inc., owner of the copyright, has no objection to copying these and other pages referenced herein but otherwise reserves all copyright rights whatsoever.)
As FPGA designs increase in complexity, they reach a point at which the designer cannot deal with the entire design at the gate level. Where once a typical FPGA design comprised perhaps 5,000 gates, FPGA designs with 50,000 gates are now common, and FPGAs supporting over 300,000 gates are available. To deal with this complexity, circuits are typically partitioned into smaller circuits that are more easily handled. Often, these smaller circuits are divided into yet smaller circuits, imposing on the design a multi-level hierarchy of logical blocks.
Libraries of pre-developed blocks of logic have been developed that can be included in an FPGA design. Such library modules include, for example, adders, multipliers, filters, and other arithmetic and DSP functions from which complex designs can be readily constructed. The use of pre-developed logic blocks permits faster design cycles by eliminating the redesign of circuits. Thus, using blocks of logic from a library may reduce design costs. However, the circuit that results when combining predefined logic blocks may have sub-optimal circuit performance and may use more resources of the programmable gate array than is desirable. Thus, the use of predefined logic blocks to lower design costs may conflict with the objectives of optimizing performance and conserving resources of the programmable gate array.
A method that address the aforementioned problems, as well as other related problems, is therefore desirable.
SUMMARY OF THE INVENTION
In various embodiments, the invention provides a method for remapping logic modules to resources of a programmable gate array. Whereas conventional methods that support reuse of logic modules are believed to provide functionally complete circuits at the expense of performance and resource usage, the present method supports logic reuse and produces circuits with enhanced performance and reduced resource requirements.
In accordance with one embodiment, connections are specified between at least two logic modules, wherein each module has a respective floorplan that includes a set of circuit elements. A first set of resources of the programmable gate array is compared to a second set of resources, wherein the second set of resources are those resources required by the sets of circuit elements. If the first set of resources covers the second set of resources (i.e., if the first set of resources includes at least the same resources as the second set), the floorplans of the logic modules are combined into a single floorplan that maps to the first set of resources.
The invention provides increased circuit performance by producing a circuit floorplan having path lengths less than the path lengths resulting from simple connections between the logic modules. In other words, combining the logic of the logic modules into a single combinational network and producing therefrom a single floorplan improves performance and reduces resource usage.
The above summary of the present invention is not intended to describe each disclosed embodiment of the present invention. The figures and detailed description that follow provide additional example embodiments and aspects of the present invention.
REFERENCES:
patent: 4554625 (1985-11-01), Otten
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5311443 (1994-05-01), Crain et al.
patent: 5351197 (1994-09-01), Upton et al.
patent: 5394338 (1995-02-01), Shinohara et al.
patent: 5408665 (1995-04-01), Fitzgerald
patent: 5446675 (1995-08-01), Yoshimura
patent: 5491640 (1996-02-01), Sharma et al.
patent: 5499192 (1996-03-01), Knapp et al.
patent: 5519627 (1996-05-01), Mahmood et al.
patent: 5519629 (1996-05-01), Snider
patent: 5519630 (1996-05-01), Nishiyama et al.
patent: 5568395 (1996-10-01), Huang
patent: 5594657 (1997-01-01), Cantone et al.
patent: 5602754 (1997-02-01), Beatty et al.
patent: 5604680 (1997-02-01), Bamji et al.
patent: 5612893 (1997-03-01), Hao et al.
patent: 5615124 (1997-03-01), Hemmi et al.
patent: 5636125 (1997-06-01), Rostoker et al.
patent: 5640327 (1997-06-01), Ting
patent: 5649100 (1997-07-01), Ertel et al.
patent: 5696693 (1997-12-01), Aubel et al.
patent: 5717928 (1998-02-01), Campmas et al.
patent: 5754441 (1998-05-01), Tokunoh et al.
patent: 5757658 (1998-05-01), Rodman et al.
patent: 5774370 (1998-06-01), Giomi
patent: 5818254 (1998-10-01), Agrawal et al.
patent: 5818728 (1998-10-01), Yoeli et al.
patent: 5828588 (1998-10-01), Grant
patent: 5838165 (1998-11-01), Chatter
patent: 5838583 (1998-11-01), Varadarajan et al.
patent: 5841663 (1998-11-01), Sharma et al.
patent: 5892678 (1999-04-01), Tokunoh et al.
patent: 5937190 (1999-08-01), Gregory et al.
patent: 5946219 (1999-08-01), Mason et al.
patent: 5946486 (1999-08-01), Pekowski
patent: 5995744 (1999-11-01), Guccione
patent: 6023742 (2000-02-01), Ebeling et al.
patent: 6026228 (2000-02-01), Imai et al.
patent: 6059838 (2000-05-01), Fraley et al.
patent: 6078736 (2000-06-01), Guccione
patent: 6080204 (2000-06-01), Mendel
patent: 6167363 (2000-12-01), Stapleton
patent: 6170080 (2001-01-01), Ginetti et al.
patent: 6216252 (2001-04-01), Dangelo et al.
patent: 6216258 (2001-04-01), Mohan et al.
patent: 6237129 (2001-05-01), Patterson et al.
patent: 6243851 (2001-06-01), Hwang et al.
patent: 2306728 (1997-05-01), None
Natesan et al, “A Constructive Method for Data Path Area Estimation During High-Level VLSI Synthesis,” IEEE, 1997, pp. 509-515.*
Jiang et al, “A New Self-Organization Strategy for Floorplan Design,” IEEE, 1992, II-510-II-515.*
Hwang et al, “VHDL Placement Directives for Parametric IP Blocks,” IEEE, 1999. pp. 284-285.*
“Xilinx Libraries Guide”, published Oct. 1995, pp. 4-71 to 4-97 available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Robert Francis in “A Tutorial on Logic Synthesis for Lookup-Table Based FPGAs”, pp. 40-47 of the Digest of Technical Papers, ICCAD-92, published in 1992 by IEEE Computer.
“The Programmable Logic Data Book 1998”, pp. 4-5 to 4-69, published by Xilinx, Inc., located at 2100 Logic Drive, San Jose, California 95124.
Product Specification, “Virtex 2.5 V Field Programmable Gate Arrays, Version 1.1-Advance”, published Nov. of 1998, pp. 1-43, and available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
“The Programmable Logic Data Book” copyright Sep. 1996, pp. 4-5 through 4-78, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
“XC4000 Family Hard Macro Style Guide”, published Sep. 3, 1991 and available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
“X-BLOC User Guide”, published Apr., 1994, pp. 1-1 to 2-14 and 4-36 to 4-46, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
“CORE Solutions Data Book”, copyright 1997, pp. 4-3 to 4-4 and 2-3 to 2-91, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
“Automated Layout of Integrated Circuits”, pp. 113-195 of “Design Systems for VLSI Circuits
Hwang L. James
Patterson Cameron D.
Maunu LeRoy D.
Siek Vuthe
Xilinx , Inc.
LandOfFree
Method for remapping logic modules to resources of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for remapping logic modules to resources of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for remapping logic modules to resources of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2980372