Processor with register stack engine that dynamically...

Details Processor with register stack engine that dynamically... Processor with register stack engine that dynamically...

1999-02-26

2002-11-26

Yoo, Do Hyun (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S132000, C711S154000, C711S165000, C710S057000, C710S260000, C712S225000, C712S228000

Reexamination Certificate

active

06487630

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to the field of microprocessors; more particularly, to cache memories and cache memory hierarchies for use in improving the performance of processor-based computer systems.
BACKGROUND OF THE INVENTION
The push for higher performance levels in modern microprocessors has led to the development of new optimization techniques in architectural extensions. These features include speculation, predication, larger register files, a register stack, and an advanced branch architecture. Proposed architectural extensions provide for 64-bit capabilities. One way that new architectural features can enable high performance in future processor implementations is in the handling of high performance procedural calls and returns, which require all parameters between the calling and called procedures to be passed through registers. In traditional architectures, procedure calls retard performance since registers must be spilled and filled repeatedly. By way of example, as nested and recursive calls are encountered in a program, additional registers may need to be allocated to the parameter stack, which will eventually overflow the physical register file size. This condition has created a need for new procedures and apparatus to communicate register usage to the processor. It is desirable in new architectural extensions to avoid the unnecessary spilling and filling of registers at procedure call and return interfaces.
SUMMARY OF THE INVENTION
The present invention provides a processor for executing a code sequence that includes multiple function calls comprising a register file having a predetermined size and a means for allocating sets of registers on a per-function call basis. Additionally, a reserve storage area is included and a means for saving a particular set of registers in the reserve storage area responsive to a function call that would overflow the predetermined size of the register file.


REFERENCES:
patent: 5398330 (1995-03-01), Johnson
patent: 5564031 (1996-10-01), Amerson et al.
patent: 5640582 (1997-06-01), Hays et al.
patent: 5713038 (1998-01-01), Motomura
patent: 5893121 (1999-04-01), Ebrahim et al.
patent: 6038643 (2000-03-01), Tremblay et al.
patent: 6065114 (2000-05-01), Zahir et al.
patent: 6108767 (2000-08-01), Damron
patent: 6112292 (2000-08-01), Zahir et al.
patent: 6115777 (2000-09-01), Zahir et al.
patent: 6125439 (2000-09-01), Tremblay et al.
patent: 6148391 (2000-11-01), Petrick
patent: 6219783 (2001-04-01), Zahir et al.
patent: 6263401 (2001-07-01), Ross et al.
patent: 6289418 (2001-09-01), Koppala
patent: 6314513 (2001-11-01), Ross et al.

Affiliated with

Also associated with

Rating

Processor with register stack engine that dynamically... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor with register stack engine that dynamically..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor with register stack engine that dynamically... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2978300