High speed data bus

Details High speed data bus High speed data bus

1998-01-29

2002-02-19

Dinh, Son T. (Department: 2824)

Static information storage and retrieval

Interconnection arrangements

C365S051000

Reexamination Certificate

active

06349051

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates generally to the field of computing systems. More specifically, the invention relates to creating a high speed data bus between a processor circuit and a memory array.
2. Description of the Related Art
Computing and data processing systems typically include a microprocessor which processes data that it retrieves from a memory circuit. The results of the processing operation are in turn stored back in the memory circuit. The rate at which the microprocessor can perform accesses to the memory to retrieve operands and store results may therefore create a limitation on the speed at which the computing system can perform the tasks it has been programmed to perform.
Several factors are significant in determining the speed at which memory accesses can be performed. There is, for example, an inherent delay between the presentation of row and column addresses to the memory circuit and the time at which the requested data appears at the output of the memory circuit. In many systems, this problem is reduced by the practice of using a small amount of fast access but expensive memory as a cache for frequently used data. Main data storage remains comprised of a large amount of slower, less expensive memory.
Another source of delay is the speed at which signals representative of digital data can be placed on the data bus which couples the microprocessor to the memory circuit. The speed of this data transfer is affected by the parasitic capacitance between each bus line and ground or other low impedance signal. This is because the device which is transferring data by driving the lines of the bus high or low must charge or discharge this parasitic capacitance with each transition, and the time required to accomplish this increases with increasing parasitic capacitance.
This affect has long been recognized and several different ways of addressing it have been developed. In U.S. Pat. No. 5,148,047 to Spohrer, for example, a higher speed bus driver circuit is described which adds a minimal amount of stray capacitance to the bus line. In the specific case of a data bus between a microprocessor and memory, U.S. Pat. Nos. 5,465,229 and 5,260,892 suggest careful routing of data bus traces to minimize bus line capacitance and loading.
In each of these cases, however, the benefits are limited. Altering the driver circuit does not alter the inherent capacitance of the bus lines themselves. Altering bus line routing, although helpful, still leaves bus lines with significant parasitic capacitance. Furthermore, neither of these methods addresses the fact that the bus is loaded with the input capacitance of the memory circuits themselves.
SUMMARY OF THE INVENTION
The invention comprises data processing systems which may include a memory controller, a plurality of memory devices, a data bus coupling the memory controller with the plurality of memory devices, and at least one bus switch located in the data bus between the memory controller and one of the plurality of memory devices.
Components of data processing systems are also provided. In one embodiment, the invention includes a memory integrated circuit comprising a contact which connects to a data bus and a switch, wherein an input portion of the switch is connected to the contact. In another embodiment, the invention includes a memory module comprising a printed circuit board and at least one electrical contact arranged on the printed circuit board to receive digital data. The memory module may also include at least one memory integrated circuit attached to the printed circuit board, and at least one switch having one or more inputs connected to corresponding ones of the one or more electrical contacts, and one or more outputs connected to the memory integrated circuit(s).


REFERENCES:
patent: 4757215 (1988-07-01), Seo
patent: 5014242 (1991-05-01), Akimoto et al.
patent: 5115413 (1992-05-01), Sato et al.
patent: 5148047 (1992-09-01), Spohrer
patent: 5260892 (1993-11-01), Testa
patent: 5319595 (1994-06-01), Saruwatari
patent: 5357478 (1994-10-01), Kikuda et al.
patent: 5465229 (1995-11-01), Bechtolsheim et al.
patent: 5499215 (1996-03-01), Hatta
patent: 5586076 (1996-12-01), Miyamoto et al.
patent: 5732042 (1998-03-01), Sunaga et al.
patent: 5732245 (1998-03-01), Lee et al.
patent: 5802395 (1998-09-01), Connolly et al.
patent: 5930187 (1999-07-01), Sato et al.
patent: 5953215 (1999-09-01), Karabatsos
patent: 5987623 (1999-11-01), Ushida
patent: 6011710 (2000-01-01), Wiggers

Affiliated with

Also associated with

Rating

High speed data bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed data bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed data bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2971083