Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-06-01
2002-10-22
Smith, Matthew (Department: 2825)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S357000, C257S364000, C257S369000, C257S371000, C257S412000, C257S413000, C438S200000, C361S056000, C361S111000
Reexamination Certificate
active
06469351
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to an electrostatic breakdown prevention circuit for a semiconductor device, and more particularly, to an electrostatic breakdown prevention circuit using a MOS transistor.
Conventionally, an electrostatic breakdown prevention circuit using a MOS transistor is widely utilized. Its basic structure is generally such that an NMOS transistor is connected on the side of, normally, VSS so as to be connected in parallel with an input terminal. FIG.
4
(
a
) shows an example of an electrostatic breakdown prevention circuit connected with VSS
200
. In this case, when electrostatic stress is applied to an input terminal
202
, avalanche breakdown is caused at a drain terminal of an NMOS transistor
201
connected to an input terminal of an internal circuit
203
, and due to a so-called snap-back phenomenon, a parasitic bipolar transistor formed of a source, a substrate, and a drain, as shown in FIG.
4
(
b
) is turned on. This has a protecting effect, and thus, functions as an electrostatic breakdown prevention circuit.
When a semiconductor device including an internal circuit is manufactured, N type polysilicon with phosphorus as the impurity is normally used as a gate electrode of the above-mentioned NMOS transistor. Since current driveability at a certain level is required, a channel (W) length has to be several hundreds of &mgr;m.
However, particularly in the case where the semiconductor device is intended to have low power consumption, an off-leak current in a subthreshold region generated in the NMOS transistor of the electrostatic breakdown prevention circuit is a cause of an increase in the standby current of the semiconductor device. In other words, operation at a lower voltage is required to attain a lower power consumption. However, in order to attain this, the threshold voltage of a MOS transistor forming the semiconductor device has to be set at a lower level. If the threshold voltage of the NMOS transistor forming the electrostatic breakdown prevention circuit is lowered similarly, together with the large W length, this leads to a remarkable increase in the leak current. Since the threshold voltage of the NMOS transistor forming the electrostatic breakdown prevention circuit does not have direct influence on the operation of the semiconductor device, the problem is solved by setting the threshold voltage of the NMOS transistor higher than that of the MOS transistor forming the semiconductor device. However, additional photolithography processes are necessary for this, which results in an increase in the number of processes.
SUMMARY OF THE INVENTION
Means adopted by an electrostatic breakdown prevention circuit for a semiconductor device according to the present invention in order to attain the above-mentioned object is to provide a P type gate for an NMOS transistor forming the electrostatic breakdown prevention circuit. This structure utilizes the energy gap in the gate electrode to increase its threshold voltage by about 1.1V higher than the threshold voltage in the case where the gate were of the N type.
REFERENCES:
patent: 4042945 (1977-08-01), Lin et al.
patent: 5021853 (1991-06-01), Misty
patent: 5159518 (1992-10-01), Roy
patent: 5386135 (1995-01-01), Nalazato et al.
patent: 5532178 (1996-07-01), Liaw et al.
patent: 5615073 (1997-03-01), Fried et al.
patent: 5783850 (1998-07-01), Liau et al.
patent: 6128226 (2001-04-01), Lin et al.
patent: 6249413 (2001-06-01), Duvvury
S. Wolf, Silicon Processing for the VLSI Era, vol. 2, pp 302.
Adams & Wilks
Keshavan Belur V
Seiko Instruments Inc.
Smith Matthew
LandOfFree
Electrostatic breakdown prevention circuit for semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrostatic breakdown prevention circuit for semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic breakdown prevention circuit for semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2937785