High speed data sampling with reduced metastability

Details High speed data sampling with reduced metastability High speed data sampling with reduced metastability

2001-06-19

2002-08-06

Tokar, Michael (Department: 2819)

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Bipolar transistor

C326S115000, C326S126000, C326S093000, C326S095000, C326S098000

Reexamination Certificate

active

06429692

ABSTRACT:

FIELD OF THE INVENTION
This invention relates to sampling of data at relatively high sampling rates.
BACKGROUND OF THE INVENTION
A conventional high speed CML data sampler works in two phases: a first phase in which data are tracked, and a second phase in which the tracked data are latched. Ideally, data are sampled in the middle of these two phases. If sampling occurs at a data transition between the two phases, a latch is often unable to resolve a valid output logical state, and an undesirable condition known as metastability occurs. In a conventional approach to reducing or eliminating the occurrence of metastability, a cascade structure of latches is used to reduce, but not to zero, the probability that metastability occurs at a given sampling time. This approach is straightforward, but a small, non-zero probability of metastability remains, depending upon the sampling rate and the length of a transition interval between tracking and latching.
What is needed is an approach that reduces to substantially zero the probability that metastability occurs in data sampling. Preferably, the approach should be flexible and should allow variation of one or more parameters that affect combined tracking and latching.
SUMMARY OF THE INVENTION
These needs are met by the invention, which applies a combination of a latching operation and a weak tracking operation that defers to the latching operation when a valid logical state is (already) latched. In one embodiment, additional tracking transistors are connected to latching transistors in the latch module in order to implement weakened tracking. In another embodiment, a driving voltage or current in the tracking module is weakened to suppress competition between a tracking signal and a latching signal and to allow the latching signal to avoid metastability.


REFERENCES:
patent: 5216295 (1993-06-01), Hoang
patent: 6028454 (2000-02-01), Elmasry et al.
patent: 6320422 (2001-11-01), Koh

Affiliated with

Also associated with

Rating

High speed data sampling with reduced metastability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed data sampling with reduced metastability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed data sampling with reduced metastability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2935632