Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-01-26
2002-09-24
Prenty, Mark V. (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S392000, C257S402000, C438S289000, C438S290000
Reexamination Certificate
active
06455903
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to a method of fabricating an integrated circuit (IC) and more specifically to a method of fabricating an IC having dual threshold voltage capability.
BACKGROUND OF THE INVENTION
In very large-scale integrated circuits (VLSI), and even more so in ultra large-scale integrated (ULSI) circuits, it is desirable to design and fabricate MOSFET devices with different threshold voltages on the same integrated circuit (IC). By allowing MOSFET devices with differing threshold voltages, IC performance can be improved without unnecessarily increasing power dissipation. For example, in a speed critical signal path, MOSFET devices with low threshold voltages can be used. A MOSFET with a low threshold voltage has an increased drive current and thus, an increased transistor switching speed. Alternatively, in a non-critical signal path where circuit speed is less important, MOSFET devices with high threshold voltages can be used. A MOSFET with a high threshold voltage exhibits reduced leakage current and thus, reduced standby power dissipation.
The ability to decrease power dissipation while increasing IC performance is critical in many applications involving ICs. In some applications, it is common for IC devices to be continually powered. For example, in a personal computer (PC) it is desirable to leave the machine operational to avoid time wasted booting the machine. In a PC, it is desirable to have very low power dissipation when the machine is powered, but not in use. But, when he machine is in use, increased circuit performance is desirable.
A notebook computer provides another application of ICs including dual threshold voltage MOSFET devices. In the optimal notebook computer, it is desirable to achieve a high circuit performance and yet maintain extended battery life. By using ICs with dual threshold voltages, the IC performance can be increased while avoiding unnecessary increase in power dissipation and a corresponding degradation in battery life.
In the conventional CMOS process, dual threshold voltages are realized by implanting transistor active areas with differing levels of dopant density (e.g. different dopant dose). For example, for transistor active areas where a low threshold voltage is desired, a regular dopant density is implanted into the channel region (a regular channel implant). In other active areas, where a high threshold voltage is required, an additional implant is performed to increase dopant density in the channel area (an additional channel implant).
While the conventional method provides transistors with dual threshold voltages, the method has a negative impact on IC yield and manufacturability. Most notably, as short-channel effects are determined by the channel implant dopant concentration, the conventional method can adversely impacts short-channel effects within the IC. By having different levels of dopant concentration in different active areas, short-channel effects vary from one active area to another across the wafer. This variance in short-channel performance makes IC fabrication more difficult and less predictable.
Accordingly, there is a need for an improved method of fabricating dual threshold voltage IC devices. Further, there is a need for a method which allows for multiple threshold voltage IC devices that does not result in varying short-channel effects across the IC. Further still, there is a need for a method of fabricating an integrated circuit having dual threshold voltage IC devices without utilizing conventional channel implants.
SUMMARY OF THE INVENTION
According to one embodiment, a method provides voltage adjustment between two regions of a device. The device includes a channel region between the two regions. The method includes providing a semiconductor substrate and providing an inert material into the semiconductor substrate. The inert material accumulates below the channel region and confines a depletion layer dimension during operation of the device.
According to another embodiment, a method of fabricating an integrated circuit is provided. The integrated circuit includes voltage threshold adjustment between two regions of a device. In this embodiment, the device includes a channel region between the two regions. The method includes providing a semiconductor substrate, forming a gate on the substrate near the channel region, and implanting an inert implant material through the gate so that the inert implant material accumulates beneath the channel region within the substrate. Advantageously, the accumulation of implant material confines a depletion layer dimension during operation of the device.
According to another embodiment, an integrated circuit device having voltage threshold adjustment is provided between two regions of the device. The device includes a channel region between the two regions. Further, the device comprises a semiconductor substrate and an accumulation of inert material below the channel region. Advantageously, the accumulation of inert material confines a depletion layer dimension during operation of the device.
According to yet another embodiment, a transistor having a gate, channel region, source and drain is disclosed. The gate is disposed over the channel region which is formed between the source and drain. The transistor includes an accumulation of inert ions formed below the channel region. Advantageously, the accumulation of inert ions provides a semi-insulative layer below the channel region, which acts to prevent the channel from extending deeper in a vertical direction during operation of the transistor.
REFERENCES:
patent: 3869786 (1975-03-01), Adam et al.
patent: 3969744 (1976-07-01), Nicholas et al.
patent: 4053925 (1977-10-01), Burr et al.
patent: 4080718 (1978-03-01), Richman
patent: 4092660 (1978-05-01), Blocker, III
patent: 4268950 (1981-05-01), Chatterjee et al.
patent: 4358326 (1982-11-01), Doo
patent: 4472871 (1984-09-01), Green et al.
patent: 4507158 (1985-03-01), Kamins et al.
patent: 4523213 (1985-06-01), Konaka et al.
patent: 4779127 (1988-10-01), Honjo
patent: 4885618 (1989-12-01), Schubert et al.
patent: 5072267 (1991-12-01), Hattori
patent: 5100830 (1992-03-01), Morita
patent: 5166768 (1992-11-01), Ito
patent: 5223724 (1993-06-01), Green, Jr.
patent: 5252843 (1993-10-01), Suzuki
patent: 5329138 (1994-07-01), Mitani et al.
patent: 5448094 (1995-09-01), Hsu
patent: 5463241 (1995-10-01), Kubo
patent: 5514896 (1996-05-01), Tsunoda
patent: 5554546 (1996-09-01), Malhi
patent: 5614428 (1997-03-01), Kapoor
patent: 5652162 (1997-07-01), Liao
patent: 5654570 (1997-08-01), Agnello
patent: 5663092 (1997-09-01), Lee
patent: 5677224 (1997-10-01), Kadosh et al.
patent: 5726084 (1998-03-01), Boyd et al.
patent: 5760451 (1998-06-01), Yu
patent: 5773336 (1998-06-01), Gu
patent: 5773871 (1998-06-01), Boyd et al.
patent: 5780899 (1998-07-01), Hu et al.
patent: 5854503 (1998-12-01), Hsueh et al.
patent: 5895253 (1999-04-01), Akram
patent: 5914523 (1999-06-01), Bashir et al.
patent: 5952701 (1999-09-01), Bulucea et al.
patent: 6097076 (2000-08-01), Gonzalez et al.
patent: 6107128 (2000-08-01), Ishii et al.
patent: 6180443 (2001-01-01), Kang et al.
patent: 6190952 (2001-02-01), Xiang et al.
patent: 6281555 (2001-08-01), Yu et al.
patent: 6281559 (2001-08-01), Yu et al.
patent: 360132343 (1985-07-01), None
patent: 363304661 (1988-12-01), None
patent: 403096278 (1991-04-01), None
patent: 407078994 (1995-03-01), None
“Smart-Cut: The Basic Fabrication Process for Unibond SOI Wafers”, Auberton-Herve Mar. 3, 1997.
Advanced Micro Devices , Inc.
Foley & Lardner
Prenty Mark V.
LandOfFree
Dual threshold voltage MOSFET by local confinement of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual threshold voltage MOSFET by local confinement of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual threshold voltage MOSFET by local confinement of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2885645