Semiconductor device manufacturing: process – Having magnetic or ferroelectric component
Reexamination Certificate
2001-02-07
2002-03-19
Lebentritt, Michael S. (Department: 2824)
Semiconductor device manufacturing: process
Having magnetic or ferroelectric component
C438S238000, C438S381000
Reexamination Certificate
active
06358756
ABSTRACT:
FIELD OF THE INVENTION
This invention pertains generally to a method of fabricating an MRAM structure, and more particularly, to an MRAM structure that has the pinned layer recessed within a trench with an upper magnetic layer positioned over it.
BACKGROUND OF THE INVENTION
Integrated circuit designers have always sought the ideal semiconductor memory: a device that is randomly accessible, can be written or read very quickly, is non-volatile, but indefinitely alterable, and consumes little power. Magnetoresistive random access memory (MRAM) technology has been increasingly viewed as offering all these advantages.
A magnetic memory element has a structure that includes magnetic layers separated by a non-magnetic layer. Information can be written and read as a “1” or a “0” as directions of magnetization vectors in these magnetic layers causing resistance variations. Magnetic vectors in one magnetic layer are magnetically fixed or pinned, while the magnetic vectors of the other magnetic layer are not fixed so that the magnetization direction is free to switch. In response to these shifting states, the magnetic memory element represents two different resistances or potentials, which are read by the memory circuit as either a “1” or a “0.” It is the detection of these resistance or potential differences that allows the MRAM to read and write information.
It would be desirable to be able to fabricate higher density MRAM memory devices with increased precision, and with a reduced number of simplified steps. It would be desirable to be able to form one or more integrated MRAM devices so that accurate placement of the top magnetic layer over the bottom pinned magnetic layer can be assured. A self-aligned process would serve this purpose. It would be an advantage if such a process were easily repeatable so as to allow the fabrication of a plurality of layers of MRAM device integration.
SUMMARY OF THE INVENTION
This invention pertains to a method of fabricating an MRAM structure and the resulting structure. The MRAM structure of the invention has the pinned layer recessed within a trench with an upper unpinned magnetic layer positioned over it. The method of fabrication utilizes a spacer placed within an etched insulator opening to reduce the opening size. The upper magnetic layer of the MRAM stack structure is formed within the smaller size region defined by spacers, thereby allowing for accurate placement and self-alignment of the upper magnetic layer over the underlying pinned magnetic layer. This process is repeatable to form multiple MRAM device layers for heightened levels of vertical integration.
These and other feature and advantages of the invention will be more clearly understood from the following detailed description, which is provided with reference to the accompanying drawings.
REFERENCES:
patent: 5569617 (1996-10-01), Veh et al.
patent: 5659499 (1997-08-01), Chen et al.
patent: 5732016 (1998-03-01), Chen et al.
patent: 5768181 (1998-06-01), Zhu et al.
patent: 5838608 (1998-11-01), Zhu et al.
patent: 5852574 (1998-12-01), Naji
patent: 5902690 (1999-05-01), Tracy et al.
patent: 5920500 (1999-07-01), Tehrani et al.
patent: 5936882 (1999-08-01), Dunn
patent: 5956267 (1999-09-01), Hurst et al.
patent: 6081445 (2000-06-01), Shi et al.
patent: 6114719 (2000-09-01), Dill et al.
patent: 6169688 (2001-01-01), Noguchi
patent: 6174737 (2001-01-01), Durlam et al.
patent: 6185080 (2001-02-01), Gill
patent: 6210810 (2001-04-01), Ikarashi et al.
patent: 6219274 (2001-04-01), Shimazawa et al.
patent: 6261893 (2001-07-01), Chang et al.
patent: 6269018 (2001-07-01), Monsama et al.
patent: 6272036 (2001-08-01), You et al.
MRAM New Ways to Store More <http://www.hp.com/ghp/features/storage/storage3/.html>. No Date.*
Nonvolatile Electronics, Inc. Magnetoresistive Random Access Memory (MRAM) <http://www.nve.com/otherbiz/mram.html>. No Date.*
Advanced Technology Program Magnetoresistive Technologies Attract a Growing Audience <http://www.nist.gov/public_affairs/factsheet
ve.htm>, Jan., 1999.*
Stuart Parkin, MagRAM, Non-Volatile Magnetic Random Sccess Memory <htt;://www.almaden.ibm.com/st/projects/magneto/mram/>, Mar. 29, 1999.*
Science and Technology at Almaden, Ma9netoelectronics <http://www.almaden.ibm.com/st/projects/magneto/index.html>. No Date.*
EDAtoolsCafe Motorola Demonstrates Revolutionary Memory Technology <http://www.dacafe.com/DACafe/NEWS/CorpNews2/2000051313il13motorol—4html>.*
Nanomagnetics <http://itri loyola.edu
ano/05_03.htm>, Sep., 1999.*
AsiaBizTech Advanced US MRAM Whips Chip Foes into R&D Catch-up <http://www.nikkeibp.asiabiztech.com
ea/200002/tech13feb. html>. Feb. 2000.*
Electronic Design Magnetoresistive Technology Holds Promise for Idea Memory Structures <http://www.elecdesign.com/magazine/1999oct2899/tbrk/1028bkp2.shtml>, Oct. 28, 1999.*
CMPnet Non-volatile RAM designed with magnetic spin valves http://www.edtn.com
ews/July15/071598tnews5.html>. No Dates*
Magnetic Random Access Memory (MRAM) <http:/www.imec.be/mcp
mc/magneto/mram/mram.htm/>. No Date.*
Science and Technology At Almaden Magneto-Electronics: Magnetic Tunnel Junctions <http://www.almaden.ibm.com/st/projects/magneto/mtj/>. No Date.*
James Daughton, Magnetoresistive Rando Access Memory (MRAM), Feb. 4, 2000.
Doan Trung T.
Earl Ren
Hineman Max F.
Keller Dennis
Lee Roger
Dickstein , Shapiro, Morin & Oshinsky, LLP
Lebentritt Michael S.
Micro)n Technology, Inc.
LandOfFree
Self-aligned, magnetoresistive random-access memory (MRAM)... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-aligned, magnetoresistive random-access memory (MRAM)..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned, magnetoresistive random-access memory (MRAM)... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2884916