Microprocessor unit having a first level write-through cache mem

Details Microprocessor unit having a first level write-through cache mem Microprocessor unit having a first level write-through cache mem

1995-03-15

1998-04-07

Gossage, Glenn

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711141, 711142, 711143, 711135, G06F 1200, G06F 1300

Patent

active

057377480

ABSTRACT:
An electronic device for use in a computer system, and having a small second-level write-back cache, is disclosed. The device may be implemented into a single integrated circuit, as a microprocessor unit, to include a microprocessor core, a memory controller circuit, and first and second level caches. In a system implementation, the device is connected to external dynamic random access memory (DRAM). The first level cache is a write-through cache, while the second level cache is a write-back cache that is much smaller than the first level cache. In operation, a write access that is a cache hit in the second level cache writes to the second level cache, rather than to DRAM, thus saving a wait state. A dirty bit is set for each modified entry in the second level cache. Upon the second level cache being full of modified data, a cache flush to DRAM is automatically performed. In addition, each entry of the second level cache is flushed to DRAM upon each of its byte locations being modified. The computer system may also include one or more additional integrated circuit devices, such as a direct memory access (DMA) circuit and a bus bridge interface circuit for bidirectional communication with the microprocessor unit. The microprocessor unit may also include handshaking control to prohibit configuration register updating when a memory access is in progress or is imminent. The disclosed microprocessor unit also includes circuitry for determining memory bank size and memory address type.

REFERENCES:
patent: 4739473 (1988-04-01), Ng et al.
patent: 5040153 (1991-08-01), Fung et al.
patent: 5274768 (1993-12-01), Traw et al.
patent: 5287531 (1994-02-01), Rogers, Jr. et al.
patent: 5317709 (1994-05-01), Sugimoto
patent: 5359723 (1994-10-01), Mathews et al.
patent: 5408129 (1995-04-01), Farmwald et al.
patent: 5463759 (1995-10-01), Ghosh et al.
patent: 5561779 (1996-10-01), Jackson et al.
patent: 5561783 (1996-10-01), Vanka et al.

Affiliated with

Also associated with

Rating

Microprocessor unit having a first level write-through cache mem does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor unit having a first level write-through cache mem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor unit having a first level write-through cache mem will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-28744